Hyun Kook Park
Orcid: 0000-0001-8803-1124
According to our database1,
Hyun Kook Park
authored at least 8 papers
between 2015 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
A 1Tb 3b/Cell 8th-Generation 3D-NAND Flash Memory with 164MB/s Write Throughput and a 2.4Gb/s Interface.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
2021
IEEE Trans. Very Large Scale Integr. Syst., 2021
All-Bit-Line Read Scheme With Locking Bit-Line and Amplifying Sense Node in NAND Flash.
IEEE Access, 2021
2020
A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM.
IEEE Trans. Very Large Scale Integr. Syst., 2020
A Read Voltage Modulation Technique for Leakage Current Compensation in Cross-Point OTS-PRAM.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2018
A Novel Heat-Aware Write Method with Optimized Heater Material and Structure in sub-20 nm PRAM for Low Energy Operation.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018
2017
Incremental Bitline Voltage Sensing Scheme With Half-Adaptive Threshold Reference Scheme in MLC PRAM.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
2015
Temperature-Tracking Sensing Scheme With Adaptive Precharge and Noise Compensation Scheme in PRAM.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015