Hyokeun Lee
Orcid: 0000-0002-0824-6238
According to our database1,
Hyokeun Lee
authored at least 17 papers
between 2019 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2024
EDeN: Enabling Low-Power CNN Inference on Edge Devices Using Prefetcher-assisted NVM Systems.
Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design, 2024
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2024
Proceedings of the Computer Vision - ECCV 2024, 2024
2023
An In-Module Disturbance Barrier for Mitigating Write Disturbance in Phase-Change Memory.
IEEE Trans. Computers, April, 2023
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, 2023
Proceedings of the 20th International SoC Design Conference, 2023
ERAS: A Flexible and Scalable Framework for Seamless Integration of RTL Models with Structural Simulation Toolkit.
Proceedings of the IEEE International Symposium on Workload Characterization, 2023
Characterizing Memory Access Patterns of Various Convolutional Neural Networks for Utilizing Processing-in-Memory.
Proceedings of the International Conference on Electronics, Information, and Communication, 2023
SDM: Sharing-Enabled Disaggregated Memory System with Cache Coherent Compute Express Link.
Proceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques, 2023
2022
WL-WD: Wear-Leveling Solution to Mitigate Write Disturbance Errors for Phase-Change Memory.
IEEE Access, 2022
PCMCsim: An Accurate Phase-Change Memory Controller Simulator and its Performance Analysis.
Proceedings of the International IEEE Symposium on Performance Analysis of Systems and Software, 2022
Performance Analysis of a Phase-Change Memory System on Various CNN Inference Workloads.
Proceedings of the 19th International SoC Design Conference, 2022
2020
A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement.
IEEE Trans. Very Large Scale Integr. Syst., 2020
CoRR, 2020
2019
IEEE Trans. Computers, 2019
HAD-TWL: Hot Address Detection-Based Wear Leveling for Phase-Change Memory Systems with Low Latency.
IEEE Comput. Archit. Lett., 2019