Hui Guo

Orcid: 0000-0001-5131-0437

Affiliations:
  • National University of Defense Technology, College of Computing, Changsha, China


According to our database1, Hui Guo authored at least 13 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
MPRTA: An Efficient Multilevel Parallel Mobile Accelerator for High-Performance Ray Tracing.
IEEE Trans. Very Large Scale Integr. Syst., February, 2024

A Low-Cost Floating-Point Dot-Product-Dual-Accumulate Architecture for HPC-Enabled AI.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., February, 2024

2023
MMsRT: A Hardware Architecture for Ray Tracing in the Mobile Domain.
J. Circuits Syst. Comput., July, 2023

A Scalable BFloat16 Dot-Product Architecture for Deep Learning.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023

2022
RTA: an Efficient SIMD Architecture for Ray Tracing.
Proceedings of the 24th IEEE Int Conf on High Performance Computing & Communications; 8th Int Conf on Data Science & Systems; 20th Int Conf on Smart City; 8th Int Conf on Dependability in Sensor, 2022

2021
GraphPEG: Accelerating Graph Processing on GPUs.
ACM Trans. Archit. Code Optim., 2021

2020
Coordinated Page Prefetch and Eviction for Memory Oversubscription Management in GPUs.
Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2020

2018
DyCache: Dynamic Multi-Grain Cache Management for Irregular Memory Accesses on GPU.
IEEE Access, 2018

Accelerating BFS via Data Structure-Aware Prefetching on GPU.
IEEE Access, 2018

Improving Branch Prediction Accuracy on Multi-Core Architectures for Big Data.
Proceedings of the IEEE International Conference on Parallel & Distributed Processing with Applications, 2018

2014
Improving Speculation Accuracy with Inter-thread Fetching Value Prediction.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2014

Customized Core Layout: A Case Study on Dual-Core Dynamic Binary Translation System.
Proceedings of the 14th IEEE International Conference on Computer and Information Technology, 2014

2013
HEUSPEC: A Software Speculation Parallel Model.
Proceedings of the 42nd International Conference on Parallel Processing, 2013


  Loading...