Extremely High-κ Hf0.2Zr0.8O2 Gate Stacks Integrated into Ge0.95Si0.05 Nanowire and Nanosheet nFETs Featuring Respective Record Ion per Footprint of 9200μA/μm and Record Ion per Stack of 360μA at VOV=VDS=0.5V.

[BibT_eX]

[DOI]

Yi-Chun Liu

Yu-Rui Chen

Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023

2022

Nearly Ideal Subthreshold Swing and Delay Reduction of Stacked Nanosheets Using Ultrathin Bodies.

[BibT_eX]

[DOI]

Proceedings of the IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), 2022

2013

An Ultrasynchronization Checking Method With Trace-Driven Simulation for Fast and Accurate MPSoC Virtual Platform Simulation.

[BibT_eX]

[DOI]

Yu-Fu Yeh

Hsin-Cheng Lin

Chung-Yang Huang

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2013

2012

A P2P-to-UPnP Proxy Gateway Architecture for Home Multimedia Content Distribution.

[BibT_eX]

[DOI]

KSII Trans. Internet Inf. Syst., 2012

2011

Speeding Up MPSoC virtual platform simulation by Ultra Synchronization Checking Method.

[BibT_eX]

[DOI]

Proceedings of the Design, Automation and Test in Europe, 2011

2005

Learning-based video fast-pan detection.

[BibT_eX]

[DOI]

Hsin-Cheng Lin

Szu-Hao Huang

Shang-Hong Lai

Proceedings of the ITRE 2005, 2005

Hsin-Cheng Lin

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...