Holger Mandry
Orcid: 0000-0002-2575-2829Affiliations:
- University of Ulm, Germany
According to our database1,
Holger Mandry
authored at least 14 papers
between 2019 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Optimisation of RO-PUF Design Parameters for Minimising the Effective Area per PUF Bit.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023
2022
PUF-Entropy Extraction of DAC Intersymbol-Interference using Continuous-Time Delta-Sigma ADCs.
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2022
2021
IEEE Trans. Inf. Forensics Secur., 2021
Using Polynomial Interpolation for Reproducing Multi-Valued Responses of Physical Unclonable Functions on FPGAs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
2020
Normalization and Multi-Valued Symbol Extraction From RO-PUFs for Enhanced Uniform Probability Distributions.
IEEE Trans. Circuits Syst., 2020
Comparison of Measurement and Readout Strategies for RO-PUFs on Xilinx Zynq-7000 SoC FPGAs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Live Demonstration: Generating FPGA Fingerprints Utilizing Full-Chip Characterization with Ring-Oscillator PUFs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
An Evaluation Study of Various Excitation Signals for Electrical Impedance Spectroscopy.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
In-depth Analysis and Enhancements of RO-PUFs with a Partial Reconfiguration Framework on Xilinx Zynq-7000 SoC FPGAs.
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2019