Hiroyuki Kobatake
According to our database1,
Hiroyuki Kobatake
authored at least 3 papers
between 2006 and 2011.
Collaborative distances:
Collaborative distances:
Timeline
2006
2007
2008
2009
2010
2011
0
1
2
3
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2011
Multi-Step Word-Line Control Technology in Hierarchical Cell Architecture for Scaled-Down High-Density SRAMs.
IEEE J. Solid State Circuits, 2011
2006
IEEE J. Solid State Circuits, 2006
Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit.
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006