Hirotaka Hara
According to our database1,
Hirotaka Hara
authored at least 12 papers
between 1992 and 2017.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2017
IEEE J. Solid State Circuits, 2017
A 197mW 70ms-Latency Full-HD 12-Channel Video-Processing SoC in 16nm CMOS for In-Vehicle Information Systems.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2017
2016
4.5 A 16nm FinFET heterogeneous nona-core SoC complying with ISO26262 ASIL-B: Achieving 10-7 random hardware failures per hour reliability.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
4.4 A 197mW 70ms-latency full-HD 12-channel video-processing SoC for car information systems.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
2002
Proceedings of the 6th International Enterprise Distributed Object Computing Conference (EDOC 2002), 2002
2000
Proceedings of the 4th International Enterprise Distributed Object Computing Conference (EDOC 2000), 2000
Proceedings of the 4th International Enterprise Distributed Object Computing Conference (EDOC 2000), 2000
1998
Proceedings of the Second International Enterprise Distributed Object Computing Workshop, 1998
Proceedings of the COMPSAC '98, 1998
1997
Proceedings of the 21st International Computer Software and Applications Conference (COMPSAC '97), 1997
1994
Proceedings of the 12th National Conference on Artificial Intelligence, Seattle, WA, USA, July 31, 1994
1992
Solving the Large-Scale 0-1 Integer Programming Problem Using an Assumption-Based Method.
Proceedings of the 10th European Conference on Artificial Intelligence, 1992