Hirohito Higashi
According to our database1,
Hirohito Higashi
authored at least 7 papers
between 2005 and 2018.
Collaborative distances:
Collaborative distances:
Timeline
2006
2008
2010
2012
2014
2016
2018
0
1
2
3
1
1
1
2
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2018
Proceedings of the Computational Science and Its Applications - ICCSA 2018, 2018
2017
Proceedings of the Computational Science and Its Applications - ICCSA 2017, 2017
2016
A 28.3 Gb/s 7.3 pJ/bit 35 dB backplane transceiver with eye sampling phase adaptation in 28 nm CMOS.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
2015
A 28-Gb/s 4.5-pJ/bit transceiver with 1-tap decision feedback equalizer in 28-nm CMOS.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2015
2005
IEEE J. Solid State Circuits, 2005
A 0.8-1.3V 16-channel 2.5Gb/s high-speed serial transceiver in a 90nm standard CMOS process.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005