Himchan Park

Orcid: 0000-0002-1684-0800

According to our database1, Himchan Park authored at least 13 papers between 2015 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Trillion-scale Graph Processing Simulation based on Top-Down Graph Upscaling.
Proceedings of the 37th IEEE International Conference on Data Engineering, 2021

LineageBA: A Fast, Exact and Scalable Graph Generation for the Barabási-Albert Model.
Proceedings of the 37th IEEE International Conference on Data Engineering, 2021

2020
A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS.
IEEE J. Solid State Circuits, 2020

All-digital half-rate referenceless CDR with single direction frequency sweep scheme using asymmetric binary phase detector.
IEICE Electron. Express, 2020

2019
Quenching bias circuit with current mirror for single photon detection.
IEICE Electron. Express, 2019

2018
Two CMOS time to digital converters using successive approximation register logic.
IEICE Electron. Express, 2018

EvoGraph: An Effective and Efficient Graph Upscaling Method for Preserving Graph Properties.
Proceedings of the 24th ACM SIGKDD International Conference on Knowledge Discovery & Data Mining, 2018

2017
TrillionG: A Trillion-scale Synthetic Graph Generator using a Recursive Vector Model.
Proceedings of the 2017 ACM International Conference on Management of Data, 2017

2016
GTS: A Fast and Scalable Graph Processing Method based on Streaming Topology to GPUs.
Proceedings of the 2016 International Conference on Management of Data, 2016

Resolution tunable ring oscillator type TDC.
Proceedings of the International SoC Design Conference, 2016

High frame rate VGA CMOS image sensor using two-step single slope ADCs.
Proceedings of the 2016 IEEE Asia Pacific Conference on Circuits and Systems, 2016

2015
DSP-CC-: I/O Efficient Parallel Computation of Connected Components in Billion-Scale Networks.
IEEE Trans. Knowl. Data Eng., 2015

High Frame-Rate VGA CMOS Image Sensor Using Non-Memory Capacitor Two-Step Single-Slope ADCs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015


  Loading...