Hideo Nakane
According to our database1,
Hideo Nakane
authored at least 4 papers
between 2000 and 2014.
Collaborative distances:
Collaborative distances:
Timeline
2000
2002
2004
2006
2008
2010
2012
2014
0
1
2
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2014
A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver.
IEEE J. Solid State Circuits, 2014
2007
A Second-Order Multibit Complex Bandpass DeltaSigmaAD Modulator with I, Q Dynamic Matching and DWA Algorithm.
IEICE Trans. Electron., 2007
2006
Complex Bandpass DeltaSigmaAD Modulator Architecture without I, Q-Path Crossing Layout.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2006
2000
A low-voltage fully-differential current-mode analog CMOS integrator using floating-gate MOSFETs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000