Hidehiko Kita
According to our database1,
Hidehiko Kita
authored at least 17 papers
between 1984 and 2019.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2019
Proceedings of the Knowledge-Based and Intelligent Information & Engineering Systems: Proceedings of the 23rd International Conference KES-2019, 2019
2018
Proceedings of the 2018 Joint 10th International Conference on Soft Computing and Intelligent Systems (SCIS) and 19th International Symposium on Advanced Intelligent Systems (ISIS), 2018
2009
Proceedings of the International Joint Conference on Neural Networks, 2009
2008
Proceedings of the International Joint Conference on Neural Networks, 2008
2007
Proceedings of the International Joint Conference on Neural Networks, 2007
Proceedings of the Supporting Learning Flow through Integrative Technologies, 2007
2006
Fault tolerant training algorithm for multi-layer neural networks focused on hidden unit activities.
Proceedings of the International Joint Conference on Neural Networks, 2006
Low Power Oriented Test Modification and Compression Techniques for Scan Based Core Testing.
Proceedings of the 15th Asian Test Symposium, 2006
2005
J. Comput. Sci. Technol., 2005
Proceedings of the IEEE International Joint Conference on Neural Networks, 2005
2004
A study on the simple penalty term to the error function from the viewpoint of fault tolerant training.
Proceedings of the IEEE International Joint Conference on Neural Networks, 2004
Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, 2004
2003
Manipulation of hidden units activities for fault tolerant multi-layer neural networks.
Proceedings of the IEEE International Symposium on Computational Intelligence in Robotics and Automation: Computational Intelligence in Robotics and Automation for the New Millennium, 2003
2001
2000
Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks, 2000
1997
An enhanced iterative improvement method for evaluating the maximum number of simultaneous switching gates for combinational circuits.
Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, 1997
1984
Proceedings of the RIMS Symposia on Software Science and Engineering II, 1984