Hideaki Yamamoto
Orcid: 0000-0003-3362-5376
According to our database1,
Hideaki Yamamoto
authored at least 15 papers
between 2000 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2000
2005
2010
2015
2020
2025
0
1
2
3
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
Directional intermodular coupling enriches functional complexity in biological neuronal networks.
Neural Networks, 2025
2024
Design of Mixed-Signal LSI with Analog Spiking Neural Network and Digital Inference Circuits for Reservoir Computing.
Proceedings of the International Joint Conference on Neural Networks, 2024
2022
A Fully Analog CMOS Implementation of a Two-variable Spiking Neuron in the Subthreshold Region and its Network Operation.
Proceedings of the International Joint Conference on Neural Networks, 2022
2021
Frontiers Comput. Neurosci., 2021
Proceedings of the Artificial Neural Networks and Machine Learning - ICANN 2021, 2021
2020
Contribution of AMPA and NMDA receptors in the spontaneous firing patterns of single neurons in autaptic culture.
Biosyst., 2020
2019
Quantitative Analysis of Dynamical Complexity in Cultured Neuronal Network Models for Reservoir Computing Applications.
Proceedings of the International Joint Conference on Neural Networks, 2019
2018
Effective Subnetwork Topology for Synchronizing Interconnected Networks of Coupled Phase Oscillators.
Frontiers Comput. Neurosci., 2018
2017
Control of the Correlation of Spontaneous Neuron Activity in Biological and Noise-activated CMOS Artificial Neural Microcircuits.
CoRR, 2017
Modularity-dependent modulation of synchronized bursting activity in cultured neuronal network models.
Proceedings of the 2017 International Joint Conference on Neural Networks, 2017
2011
A 40 nm 222 mW H.264 Full-HD Decoding, 25 Power Domains, 14-Core Application Processor With x512b Stacked DRAM.
IEEE J. Solid State Circuits, 2011
2010
A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010
2009
Ultra-Small Reader/Writer with Multiple Contactless Interfaces on a Flexible Circuit Board.
IEICE Trans. Commun., 2009
2000
IEEE J. Solid State Circuits, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000