Heinrich Klar
According to our database1,
Heinrich Klar
authored at least 23 papers
between 1992 and 2016.
Collaborative distances:
Collaborative distances:
Timeline
1995
2000
2005
2010
2015
0
1
2
3
4
5
6
2
2
1
1
2
1
1
1
2
1
1
5
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2016
Implementation and design investigation of 40 Gbps driver IC for silicon photonics ring-modulator in SiGe 130-nm.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2005
A cascade 3-1-1 multibit ΣΔ A/D modulator with reduced sensitivity to non-idealities.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the IEEE International Joint Conference on Neural Networks, 2005
2004
A novel broadband cascade sigma-delta analog-to-digital converter.
Proceedings of the Second IASTED International Conference on Circuits, 2004
2003
Synaptic plasticity in spiking neural networks (SP<sup>2</sup>INN): a system approach.
IEEE Trans. Neural Networks, 2003
2002
IEEE Trans. Neural Networks, 2002
Neurocomputing, 2002
2000
Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks, 2000
1998
IEEE J. Solid State Circuits, 1998
1997
Proceedings of the Biological and Artificial Computation: From Neuroscience to Technology, 1997
Proceedings of the Biological and Artificial Computation: From Neuroscience to Technology, 1997
Proceedings of the Artificial Neural Networks, 1997
On-Line Hebbian Learning for Spiking Neurons: Architecture of the Weight-Unit of NESPINN.
Proceedings of the Artificial Neural Networks, 1997
Proceedings of the Artificial Neural Networks, 1997
1996
IEEE J. Solid State Circuits, 1996
1995
IEEE J. Solid State Circuits, July, 1995
IEEE J. Solid State Circuits, July, 1995
Proceedings of the From Natural to Artificial Neural Computation, 1995
A new algorithm for the design of stable higher order single loop sigma delta analog-to-digital converters.
Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, 1995
1993
Self-Timed Fully Pipelined Multipliers.
Proceedings of the Asynchronous Design Methodologies, Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies, Manchester, UK, 31 March, 1993
1992
IEEE J. Solid State Circuits, July, 1992