Heiko Falk

Orcid: 0000-0003-1196-0122

Affiliations:
  • Technische Universität Hamburg (TUHH), Germany
  • University of Ulm, Germany (former)
  • University of Dortmund, Germany (PhD 2004)


According to our database1, Heiko Falk authored at least 75 papers between 2003 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Report on the 2023 Embedded Systems Week (ESWEEK).
IEEE Des. Test, 2024

Shared Cache Analysis Under Preemptive Scheduling.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024

2023
Clustering Solutions of Multiobjective Function Inlining Problem.
Proceedings of the 21th International Workshop on Worst-Case Execution Time Analysis, 2023

Towards Multi-Objective Dynamic SPM Allocation.
Proceedings of the 21th International Workshop on Worst-Case Execution Time Analysis, 2023

Efficient and Effective Multi-Objective Optimization for Real-Time Multi-Task Systems.
Proceedings of the 21th International Workshop on Worst-Case Execution Time Analysis, 2023

Analysis of Shared Cache Interference in Multi-Core Systems using Event-Arrival Curves.
Proceedings of the 31st International Conference on Real-Time Networks and Systems, 2023

The TeamPlay Project: Analysing and Optimising Time, Energy, and Security for Cyber-Physical Systems.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

WCET Analysis of Shared Caches in Multi -Core Architectures using Event-Arrival Curves.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

2022
Approximating WCET and Energy Consumption for Fast Multi-Objective Memory Allocation.
Proceedings of the RTNS 2022: The 30th International Conference on Real-Time Networks and Systems, Paris, France, June 7, 2022

2021
Predicting Objectives on a Reduced Search Space of Multiobjective Function Inlining.
Proceedings of the SCOPES '21: 24th International Workshop on Software and Compilers for Embedded Systems, Eindhoven, The Netherlands, November 1, 2021

Predicting Worst-Case Execution Times During Multi-criterial Function Inlining.
Proceedings of the Machine Learning, Optimization, and Data Science, 2021

Compilation for Real-Time Systems a Decade After Predator.
Proceedings of the A Journey of Embedded and Cyber-Physical Systems, 2021

2020
Compiling for the Worst Case: Memory Allocation for Multi-task and Multi-core Hard Real-time Systems.
ACM Trans. Embed. Comput. Syst., 2020

Compiler-based WCET prediction performing function specialization.
Proceedings of the SCOPES '20: 23rd International Workshop on Software and Compilers for Embedded Systems, 2020

Work-In-Progress: Fine-Grained On-Chip Energy Measurement of a Real-Time Multi-Core Processor.
Proceedings of the 41st IEEE Real-Time Systems Symposium, 2020

Multi-Criteria Function Inlining for Hard Real-Time Systems.
Proceedings of the 28th International Conference on Real Time Networks and Systems, 2020

2019
Code-Inherent Traffic Shaping for Hard Real-Time Systems.
ACM Trans. Embed. Comput. Syst., 2019

Correction to: A compiler framework for the reduction of worst-case execution times.
Real Time Syst., 2019

Favorable Adjustment of Periods for Reduced Hyperperiods in Real-Time Systems.
Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems, 2019

Compiler-Based Code Compression for Hard Real-Time Systems.
Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems, 2019

Multi-Objective Optimization for the Compiler of Real-Time Systems based on Flower Pollination Algorithm.
Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems, 2019

2018
Measuring and Modeling Energy Consumption of Embedded Systems for Optimizing Compilers.
Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems, 2018

Mitigating Data Cache Aging through Compiler-Driven Memory Allocation.
Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems, 2018

Multi-Criteria Compiler-Based Optimization of Hard Real-Time Systems.
Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems, 2018

Automated generation of time-predictable executables on multicore.
Proceedings of the 26th International Conference on Real-Time Networks and Systems, 2018

Compiler-based Extraction of Event Arrival Functions for Real-Time Systems Analysis.
Proceedings of the 30th Euromicro Conference on Real-Time Systems, 2018

2017
Memory-Aware Optimization of Embedded Software for Multiple Objectives.
Proceedings of the Handbook of Hardware/Software Codesign., 2017

Bus-Aware Static Instruction SPM Allocation for Multicore Hard Real-Time Systems.
Proceedings of the 29th Euromicro Conference on Real-Time Systems, 2017

Schedulability-aware SPM Allocation for preemptive hard real-time systems with arbitrary activation patterns.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

2016
TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research.
Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis, 2016

Practical Challenges of ILP-based SPM Allocation Optimizations.
Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems, 2016

Cache-Aware Instruction SPM Allocation for Hard Real-Time Systems.
Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems, 2016

2015
Real-Time Task Scheduling on Island-Based Multi-Core Platforms.
IEEE Trans. Parallel Distributed Syst., 2015

Schedulability Aware WCET-Optimization of Periodic Preemptive Hard Real-Time Multitasking Systems.
Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems, 2015

Code Optimization of Periodic Preemptive Hard Real-Time Multitasking Systems.
Proceedings of the IEEE 18th International Symposium on Real-Time Distributed Computing, 2015

2014
Building timing predictable embedded systems.
ACM Trans. Embed. Comput. Syst., 2014

A Unified WCET analysis framework for multicore platforms.
ACM Trans. Embed. Comput. Syst., 2014

Static analysis of multi-core TDMA resource arbitration delays.
Real Time Syst., 2014

2013
A new concept for system-level design of runtime reconfigurable real-time systems.
SIGBED Rev., 2013

Evaluation of resource arbitration methods for multi-core real-time systems.
Proceedings of the 13th International Workshop on Worst-Case Execution Time Analysis, 2013

Simple analysis of partial worst-case execution paths on general control flow graphs.
Proceedings of the International Conference on Embedded Software, 2013

Real-time partitioned scheduling on multi-core systems with local and global memories.
Proceedings of the 18th Asia and South Pacific Design Automation Conference, 2013

2012
Introduction to the Special Section on SCOPES'09.
ACM Trans. Embed. Comput. Syst., 2012

A Unified WCET Analysis Framework for Multi-core Platforms.
Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium, 2012

Code-level timing analysis of embedded software: emsoft'12 invited talk session outline.
Proceedings of the 12th International Conference on Embedded Software, 2012

Partitioned scheduling for real-time tasks on multiprocessor embedded systems with programmable shared srams.
Proceedings of the 12th International Conference on Embedded Software, 2012

WCET-aware static locking of instruction caches.
Proceedings of the 10th Annual IEEE/ACM International Symposium on Code Generation and Optimization, 2012

Reconciling Compilation and Timing Analysis.
Proceedings of the Advances in Real-Time Systems (to Georg Färber on the occasion of his appointment as Professor Emeritus at TU München after leading the Lehrstuhl für Realzeit-Computersysteme for 34 illustrious years)., 2012

2011
Approximating Pareto optimal compiler optimization sequences - a trade-off between WCET, ACET and code size.
Softw. Pract. Exp., 2011

A synergetic approach to accurate analysis of cache-related preemption delay.
Proceedings of the 11th International Conference on Embedded Software, 2011

Timing and schedulability analysis for distributed automotive control applications.
Proceedings of the 11th International Conference on Embedded Software, 2011

Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds.
Proceedings of the 23rd Euromicro Conference on Real-Time Systems, 2011

WCET-aware Register Allocation Based on Integer-Linear Programming.
Proceedings of the 23rd Euromicro Conference on Real-Time Systems, 2011

WCET-driven branch prediction aware code positioning.
Proceedings of the 14th International Conference on Compilers, 2011

WCET-driven cache-aware code positioning.
Proceedings of the 14th International Conference on Compilers, 2011

2010
A compiler framework for the reduction of worst-case execution times.
Real Time Syst., 2010

Multi-objective Exploration of Compiler Optimizations for Real-Time Systems.
Proceedings of the 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2010

2009
Optimal static WCET-aware scratchpad allocation of program code.
Proceedings of the 46th Design Automation Conference, 2009

WCET-aware register allocation based on graph coloring.
Proceedings of the 46th Design Automation Conference, 2009

A Fast and Precise Static Loop Analysis Based on Abstract Interpretation, Program Slicing and Polytope Models.
Proceedings of the CGO 2009, 2009

2008
WCET-driven, code-size critical procedure cloning.
Proceedings of the 11th International Workshop on Software and Compilers for Embedded Systems, 2008

WCET-driven Cache-based Procedure Positioning Optimizations.
Proceedings of the 20th Euromicro Conference on Real-Time Systems, 2008

2007
Operating system integrated energy aware scratchpad allocation strategies for multiprocess applications.
Proceedings of the 10th International Workshop on Software and Compilers for Embedded Systems, 2007

Influence of procedure cloning on WCET prediction.
Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007

Compile-time decided instruction cache locking using worst-case execution paths.
Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007

2006
Use of a Bit-true Data Flow Analysis for Processor-Specific Source Code Optimization.
Proceedings of the 2006 4th Workshop on Embedded Systems for Real-Time Multimedia, 2006

Loop Nest Splitting for WCET-Optimization and Predictability Improvement.
Proceedings of the 2006 4th Workshop on Embedded Systems for Real-Time Multimedia, 2006

Design of a WCET-Aware C Compiler.
Proceedings of the 2006 4th Workshop on Embedded Systems for Real-Time Multimedia, 2006

2005
Scratchpad Sharing Strategies for Multiprocess Embedded Systems: A First Approach.
Proceedings of the 2005 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005

2004
Source code optimization techniques for data flow dominated embedded software.
PhD thesis, 2004

Combined Data Partitioning and Loop Nest Splitting for Energy Consumption Minimization.
Proceedings of the Software and Compilers for Embedded Systems, 8th International Workshop, 2004

Service Discovery with Higher Order Services in Mobile Hospitals.
Proceedings of the 17th IEEE Symposium on Computer-Based Medical Systems (CBMS 2004), 2004

Source code optimization techniques for data flow dominated embedded software.
Kluwer, ISBN: 978-1-4020-2822-9, 2004

2003
Control Flow Driven Splitting of Loop Nests at the Source Code Level .
Proceedings of the 2003 Design, 2003

Control Flow Driven Splitting of Loop Nests at the Source Code Level.
Proceedings of the Embedded Software for SoC, 2003


  Loading...