HeeJong Park

Orcid: 0000-0001-8979-2283

Affiliations:
  • University of Auckland, Department of Electrical and Computer Engineering, New Zealand


According to our database1, HeeJong Park authored at least 24 papers between 2013 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Online cycle detection for models with mode-dependent input and output dependencies.
J. Syst. Archit., 2021

An anomaly detection framework for digital twin driven cyber-physical systems.
Proceedings of the ICCPS '21: ACM/IEEE 12th International Conference on Cyber-Physical Systems, 2021

2019
Designing Dynamic and Collaborative Automation and Robotics Software Systems.
IEEE Trans. Ind. Informatics, 2019

Memory management of safety-critical hard real-time systems designed in SystemJ.
Microprocess. Microsystems, 2019

TiLA: Twin-in-the-Loop Architecture for Cyber-Physical Production Systems.
Proceedings of the 37th IEEE International Conference on Computer Design, 2019

2018
Bandwidth Stealing TDMA Arbitration for Real-Time Multiprocessor Applications.
Proceedings of the TENCON 2018, 2018

Challenges in Digital Twin Development for Cyber-Physical Production Systems.
Proceedings of the Cyber Physical Systems. Model-Based Design - 8th International Workshop, 2018

2017
Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems Designed in SystemJ.
ACM Trans. Design Autom. Electr. Syst., 2017

Using design space exploration for finding schedules with guaranteed reaction times of synchronous programs on multi-core architecture.
J. Syst. Archit., 2017

A framework for designing dynamic and interoperable automation and robotics systems.
Proceedings of the 15th IEEE International Conference on Industrial Informatics, 2017

2016
Times Square - Marriage of Real-Time and Logical-Time in GALS and Synchronous Languages.
J. Signal Process. Syst., 2016

Optimizing Latencies and Customizing NoC of Time-Predictable Heterogeneous Multi-core Processor.
Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2016

A heterogeneous multi-core SoC for mixed criticality industrial automation systems.
Proceedings of the 21st IEEE International Conference on Emerging Technologies and Factory Automation, 2016

2015
Scheduling Globally Asynchronous Locally Synchronous Programs for Guaranteed Response Times.
ACM Trans. Design Autom. Electr. Syst., 2015

System-level approach to the design of ambient intelligence systems based on wireless sensor and actuator networks.
J. Ambient Intell. Humaniz. Comput., 2015

Compiling and verifying SC-SystemJ programs for safety-critical reactive systems.
Comput. Lang. Syst. Struct., 2015

FPGA-based Mixed-Criticality Execution Platform for SystemJ and the Internet of Industrial Things.
Proceedings of the IEEE 18th International Symposium on Real-Time Distributed Computing, 2015

2014
Times square - marriage of real-time and logical-time in GALS and synchronous languages.
Proceedings of the 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, 2014

The Cardiac Pacemaker: SystemJ versus Safety Critical Java.
Proceedings of the 12th International Workshop on Java Technologies for Real-time and Embedded Systems, 2014

Competitors or Cousins? Studying the parallels between distributed programming languages SystemJ and IEC61499.
Proceedings of the 2014 IEEE Emerging Technology and Factory Automation, 2014

WYPIWYE automation systems - An intelligent manufacturing system case study.
Proceedings of the 2014 IEEE Emerging Technology and Factory Automation, 2014

2013
A New Design Paradigm for Designing Reactive Pervasive Concurrent Systems with an Ambient Intelligence Example.
Proceedings of the 12th IEEE International Conference on Trust, 2013

A System-Level Approach for Designing Context-Aware Distributed Pervasive Applications.
Proceedings of the Grid and Pervasive Computing - 8th International Conference, 2013

GALS-CMP: Chip-Multiprocessor for GALS Embedded Systems.
Proceedings of the Architecture of Computing Systems - ARCS 2013, 2013


  Loading...