Héctor Martínez

Orcid: 0000-0001-5891-4479

Affiliations:
  • Universidad de Córdoba, UCO, Spain
  • Universitat Jaume I de Castellón, Spain (PhD 2020)


According to our database1, Héctor Martínez authored at least 29 papers between 2013 and 2025.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2025
Experience-guided, mixed-precision matrix multiplication with apache TVM for ARM processors.
J. Supercomput., January, 2025

2024
Communication-Avoiding Fusion of GEMM-Based Convolutions for Deep Learning in the RISC-V GAP8 MCU.
IEEE Internet Things J., November, 2024

Automatic generation of ARM NEON micro-kernels for matrix multiplication.
J. Supercomput., July, 2024

Parallel GEMM-based convolution for deep learning on multicore RISC-V processors.
J. Supercomput., June, 2024

Algorithm 1039: Automatic Generators for a Family of Matrix Multiplication Routines with Apache TVM.
ACM Trans. Math. Softw., March, 2024

Parallel GEMM-based convolutions for deep learning on multicore ARM and RISC-V architectures.
J. Syst. Archit., 2024

Inference with Transformer Encoders on ARM and RISC-V Multicore Processors.
Proceedings of the Euro-Par 2024: Parallel Processing, 2024

Tackling the Matrix Multiplication Micro-Kernel Generation with Exo.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2024

2023
Efficient and portable Winograd convolutions for multi-core processors.
J. Supercomput., July, 2023

Performance-energy trade-offs of deep learning convolution algorithms on ARM processors.
J. Supercomput., June, 2023

Micro-kernels for portable and efficient matrix multiplication in deep learning.
J. Supercomput., May, 2023

Reformulating the direct convolution for high-performance deep learning inference on ARM processors.
J. Syst. Archit., February, 2023

Automatic Generators for a Family of Matrix Multiplication Routines with Apache TVM.
CoRR, 2023

Co-Design of the Dense Linear AlgebravSoftware Stack for Multicore Processors.
CoRR, 2023

GEMM-Like Convolution for Deep Learning Inference on the Xilinx Versal.
Proceedings of the High Performance Computing, 2023

Automatic Generation of Micro-kernels for Performance Portability of Matrix Multiplication on RISC-V Vector Processors.
Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, 2023

2022
Performance Analysis of Matrix Multiplication for Deep Learning on the Edge.
Proceedings of the High Performance Computing. ISC High Performance 2022 International Workshops - Hamburg, Germany, May 29, 2022

Convolution Operators for Deep Learning Inference on the Fujitsu A64FX Processor.
Proceedings of the 2022 IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2022

Performance Analysis of Convolution Algorithms for Deep Learning on Edge Processors.
Proceedings of the Parallel Processing and Applied Mathematics, 2022

2020
Computación de altas prestaciones en genómica.
PhD thesis, 2020

2019
Dynamic reconfiguration of noniterative scientific applications: A case study with HPG aligner.
Int. J. High Perform. Comput. Appl., 2019

2018
FaST-LMM for Two-Way Epistasis Tests on High-Performance Clusters.
J. Comput. Biol., 2018

A framework for genomic sequencing on clusters of multicore and manycore processors.
Int. J. High Perform. Comput. Appl., 2018

2017
Accelerating FaST-LMM for Epistasis Tests.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2017

2015
Concurrent and Accurate Short Read Mapping on Multicore Processors.
IEEE ACM Trans. Comput. Biol. Bioinform., 2015

Scalable RNA Sequencing on Clusters of Multicore Processors.
Proceedings of the 2015 IEEE TrustCom/BigDataSE/ISPA, 2015

2014
Acceleration of short and long DNA read mapping without loss of accuracy using suffix array.
Bioinform., 2014

2013
Concurrent and Accurate RNA Sequencing on Multicore Platforms
CoRR, 2013

A dynamic pipeline for RNA sequencing on multicore processors.
Proceedings of the 20th European MPI Users's Group Meeting, 2013


  Loading...