He Li

Orcid: 0000-0002-1540-189X

Affiliations:
  • University of Cambridge, United Kingdom
  • Imperial College London, Westminster, United Kingdom (former)


According to our database1, He Li authored at least 38 papers between 2014 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Low Latency Variational Autoencoder on FPGAs.
IEEE J. Emerg. Sel. Topics Circuits Syst., June, 2024

LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics.
ACM Trans. Embed. Comput. Syst., March, 2024

An Efficient ML-based Hardware Trojan Localization Framework for RTL Security Analysis.
Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD, 2024

2023
Design Space Exploration for Efficient Quantum Most-Significant Digit-First Arithmetic.
IEEE Trans. Computers, June, 2023

Remarn: A Reconfigurable Multi-threaded Multi-core Accelerator for Recurrent Neural Networks.
ACM Trans. Reconfigurable Technol. Syst., March, 2023

When Monte-Carlo Dropout Meets Multi-Exit: Optimizing Bayesian Neural Networks on FPGA.
CoRR, 2023

MSDF-SGD: Most-Significant Digit-First Stochastic Gradient Descent for Arbitrary-Precision Training.
Proceedings of the 33rd International Conference on Field-Programmable Logic and Applications, 2023

MSBF-LSTM: Most-significant Bit-first LSTM Accelerators with Energy Efficiency Optimisations.
Proceedings of the 31st IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2023

When Monte-Carlo Dropout Meets Multi-Exit: Optimizing Bayesian Neural Networks on FPGA.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2022
A Configurable Floating-Point Multiple-Precision Processing Element for HPC and AI Converged Computing.
IEEE Trans. Very Large Scale Integr. Syst., 2022

In-depth Analysis of the Effects of Electromagnetic Fault Injection Attack on a 32-bit MCU.
Proceedings of the 35th IEEE International System-on-Chip Conference, 2022

Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022

FAPN: Face Alignment Propagation Network for Face Video Super-Resolution.
Proceedings of the Computer Vision - ACCV 2022 Workshops, 2022

2021
Adversarial Hardware With Functional and Topological Camouflage.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Digit Stability Inference for Iterative Methods Using Redundant Number Representation.
IEEE Trans. Computers, 2021

FPGA-Accelerated Quantum Computing Emulation and Quantum Key Distillation.
IEEE Micro, 2021

Regularization-Free Structural Pruning for GPU Inference Acceleration.
Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021

An Efficient Network Design for Face Video Super-resolution.
Proceedings of the IEEE/CVF International Conference on Computer Vision Workshops, 2021

Quantum Most-Significant Digit-First Addition.
Proceedings of the 12th International Green and Sustainable Computing Workshops, 2021

Security Enhancements for Approximate Machine Learning.
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021

Enabling Mixed-Timing NoCs for FPGAs: Reconfigurable Synthesizable Synchronization FIFOs.
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021

A General Video Processing Framework on Edge Computing FPGAs.
Proceedings of the 29th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2021

Reconfigurable Synthesizable Synchronization FIFOs.
Proceedings of the 29th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2021

A Reconfigurable Multiple-Precision Floating-Point Dot Product Unit for High-Performance Computing.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

Joint Sparsity with Mixed Granularity for Efficient GPU Implementation.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

Real-Time Super-Resolution System of 4K-Video Based on Deep Learning.
Proceedings of the 32nd IEEE International Conference on Application-specific Systems, 2021

2020
architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute.
IEEE Trans. Very Large Scale Integr. Syst., 2020

A novel method for malware detection on ML-based visualization technique.
Comput. Secur., 2020

FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

2019
ATMPA: attacking machine learning-based malware visualization detection methods via adversarial examples.
Proceedings of the International Symposium on Quality of Service, 2019

2018
Signal word-level statistical properties-based activation approach for hardware Trojan detection in DSP circuits.
IET Comput. Digit. Tech., 2018

Adversarial Examples: Attacks on Machine Learning-based Malware Visualization Detection Methods.
CoRR, 2018

Digit Elision for Arbitrary-accuracy Iterative Computation.
Proceedings of the 25th IEEE Symposium on Computer Arithmetic, 2018

2017
architect: Arbitrary-precision constant-hardware iterative compute.
Proceedings of the International Conference on Field Programmable Technology, 2017

2016
A survey of hardware Trojan threat and defense.
Integr., 2016

2015
A Survey of Hardware Trojan Detection, Diagnosis and Prevention.
Proceedings of the 14th International Conference on Computer-Aided Design and Computer Graphics, 2015

2014
Hardware Trojan detection acceleration based on word-level statistical properties management.
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014


  Loading...