Hashem Zare-Hoseini

Orcid: 0000-0002-9599-4890

According to our database1, Hashem Zare-Hoseini authored at least 12 papers between 2003 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs.
IEEE Open J. Circuits Syst., 2021

2020
A Mismatch Calibration Technique for SAR ADCs Based on Deterministic Self-Calibration and Stochastic Quantization.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

2017
High power factor wireless power transfer front-end circuit for heterogeneous systems.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

2006
A new structure for capacitor-mismatch-insensitive multiply-by-two amplification.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Continuous time delta sigma modulators with reduced clock jitter sensitivity.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A Low-Power Highly Linear CMOS Transconductance Topology.
Proceedings of the 13th IEEE International Conference on Electronics, 2006

2005
Modeling of switched-capacitor delta-sigma Modulators in SIMULINK.
IEEE Trans. Instrum. Meas., 2005

A new multiply-by-two gain-stage with enhanced immunity to capacitor-mismatch.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

On the effects of finite and nonlinear DC-gain of the amplifiers in switched-capacitor Delta-Sigma modulators.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Design of a 0.8 Volt fully differential CMOS OTA using the bulk-driven technique.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2003
A very low-noise low-power integrator for high-resolution ΔΣ modulators.
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003

A new compensation technique for two-stage CMOS operational transconductance amplifiers.
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003


  Loading...