Hanpei Koike
According to our database1,
Hanpei Koike
authored at least 42 papers
between 1986 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
A Cryogenic CMOS Current Integrator and Correlation Double Sampling Circuit for Spin Qubit Readout.
IEEE Trans. Circuits Syst. I Regul. Pap., December, 2023
2022
A Cryogenic CMOS Current Comparator for Spin Qubit Readout Achieving Fast Readout Time and High Current Resolution.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), 2022
2020
Implementation of pseudo-linear feedback shift register-based physical unclonable functions on silicon and sufficient Challenge-Response pair acquisition using Built-In Self-Test before shipping.
Integr., 2020
2018
Development of an Evaluation Platform and Performance Experimentation of Flex Power FPGA Device.
IEICE Trans. Inf. Syst., 2018
2016
Low Overhead Design of Power Reconfigurable FPGA with Fine-Grained Body Biasing on 65-nm SOTB CMOS Technology.
IEICE Trans. Inf. Syst., 2016
Implementation of pseudo linear feedback shift register physical unclonable function on silicon.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2015
Impacts of flexible <i>V<sub>th</sub></i> control, low process variability, and steep SS with low on-current of new structure transistors to ultra-low voltage designs.
IEICE Electron. Express, 2015
Standard cell implementation of buskeeper PUF with symmetric inverters and neighboring cells for passing randomness tests.
Proceedings of the IEEE 4th Global Conference on Consumer Electronics, 2015
2013
Proceedings of the 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2013
2012
IEICE Trans. Electron., 2012
IEICE Trans. Electron., 2012
2010
0.5V FinFET SRAM with dynamic threshold control of pass gates for salvaging malfunctioned bits.
Proceedings of the 36th European Solid-State Circuits Conference, 2010
Proceedings of the IEEE Custom Integrated Circuits Conference, 2010
Proceedings of the IEEE International Conference on 3D System Integration, 2010
2009
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009
2008
ACM Trans. Reconfigurable Technol. Syst., 2008
IEICE Trans. Electron., 2008
2007
IEICE Trans. Inf. Syst., 2007
A Power Configurable Block Array Connected in Series as First Prototype Flex Power FPGA Chip.
Proceedings of the 2007 International Conference on Field-Programmable Technology, 2007
Performance and yield enhancement of FPGAs with within-die variation using multiple configurations.
Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays, 2007
Flex-Pass-Gate SRAM Design for Static Noise Margin Enhancement Using FinFET-Based Technology.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007
2006
Optimal set of body bias voltages for an FPGA with field-programmable V<sub>th</sub> components.
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006
Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, 2006
2005
XDXMOS: a novel technique for the double-gate MOSFETs logic circuits - to achieve high drive current and small input capacitance together.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005
2004
Preliminary Evaluation of Flex Power FPGA: A Power Reconfigurable Architecture with Fine Granularity.
IEICE Trans. Inf. Syst., 2004
Preliminary performance analysis of flex power FPGA, a power reconfigurable device with fine granularity.
Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, 2004
1998
Proceedings of the SIGIR '98: Proceedings of the 21st Annual International ACM SIGIR Conference on Research and Development in Information Retrieval, 1998
1997
Proceedings of the 1997 Conference on Parallel Architectures and Compilation Techniques (PACT '97), 1997
1994
Future Gener. Comput. Syst., 1994
Proceedings of the Theory and Practice of Parallel Programming, 1994
Proceedings of the Parallel Architectures and Compilation Techniques, 1994
1993
UNIRED II: The High Performance Inference Processor for the Parallel Inference Machine PIE64.
New Gener. Comput., 1993
Control and Data Flow Visualization for Parallel Logic Programs on a Multi-window Debugger HyperDEBU.
Proceedings of the PARLE '93, 1993
Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993
Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, 1993
1992
HyperDEBU: A Multiwindow Debugger for Parallel Logic Programs.
Proceedings of the Programming Environments for Parallel Computing, 1992
1991
A Static Load Partitioning Method based on Execution Profile for Committed Choice Languages.
Proceedings of the Logic Programming, Proceedings of the 1991 International Symposium, San Diego, California, USA, Oct. 28, 1991
1989
Distributed Garbage Collection for the Parallel Inference Engine PIE64.
Proceedings of the Logic Programming, 1989
Distributed Garbage Collection for the Parallel Inference Machine PIE64.
Proceedings of the Information Processing 89, Proceedings of the IFIP 11th World Computer Congress, San Francisco, USA, August 28, 1989
1988
Multi-Context Processing and Data Balancing Mechanism of the Parallel Inference Machine PIE64.
Proceedings of the International Conference on Fifth Generation Computer Systems, 1988
1986
Fast Execution Mechanisms of Parallel Inference Engine PIE: PIEpelined Goal Rewriting and Goal Multicasting.
Proceedings of the Logic Programming '86, 1986