HanJing Qian

According to our database, HanJing Qian authored at least 2 papers in 2017.

Collaborative distances:

• no known Dijkstra number.
• no known Erdős number.

2017

Fast and accurate circuit delay model for FPGA architectural exploration.

Qiang Liu, HanJing Qian

IET Comput. Digit. Tech., 2017

FPGA Delay Model Considering Logic-Level and Transistor-Level Parameters.

Qiang Liu, HanJing Qian

Proceedings of the 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2017