Hang-Geun Jeong
According to our database1,
Hang-Geun Jeong
authored at least 3 papers
between 2009 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
2010
2012
2014
2016
2018
2020
0
1
2
3
1
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2020
A Current-link CMOS Analog Neuron with Simplified Synapse Using a Merged Switch Array.
Proceedings of the International SoC Design Conference, 2020
Proceedings of the International SoC Design Conference, 2020
2009
The ROM Design with Half Grouping Compression Method for Chip Area and Power Consumption Reduction.
IEICE Trans. Electron., 2009