Hajime Shibata
Orcid: 0000-0001-5333-4619
According to our database1,
Hajime Shibata
authored at least 29 papers
between 2000 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC With Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET.
IEEE J. Solid State Circuits, April, 2024
22.2 A 700MHZ-BW -164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving 3 using Digital Cancellation of DAC Errors.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024
2023
A 1-MHz-Bandwidth Continuous-Time Delta-Sigma ADC Achieving >90dB SFDR and >80dB Antialiasing Using Reference-Switched Resistive Feedback DACs.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2023
2022
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
2021
IEEE Trans. Circuits Syst. II Express Briefs, 2021
2020
16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
2018
A -89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique.
IEEE Trans. Circuits Syst. II Express Briefs, 2018
A Digital Filtering ADC With Programmable Blocker Cancellation for Wireless Receivers.
IEEE J. Solid State Circuits, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
A 9-GS/s 1.125-GHz BW Oversampling Continuous-Time Pipeline ADC Achieving -164-dBFS/Hz NSD.
IEEE J. Solid State Circuits, 2017
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
16.2 A 9GS/s 1GHz-BW oversampled continuous-time pipeline ADC achieving -161dBFS/Hz NSD.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
A LTE RX front-end with digitally programmable multi-band blocker cancellation in 28nm CMOS.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017
Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017
2016
IEEE J. Solid State Circuits, 2016
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
2014
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014
2012
A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f<sub>0</sub> = 450 MHz Using 550 mW.
IEEE J. Solid State Circuits, 2012
A DC-to-1GHz tunable RF ΔΣ ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz using 550mW.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012
2010
IEEE Trans. Circuits Syst. II Express Briefs, 2010
2008
Proceedings of the 2008 IEEE International Solid-State Circuits Conference, 2008
2007
Measurement System for Switching Current Distribution in Intrinsic Josephson Junctions.
IEICE Trans. Electron., 2007
2006
A 375-mW Quadrature Bandpass$\Delta\Sigma$ADC With 8.5-MHz BW and 90-dB DR at 44 MHz.
IEEE J. Solid State Circuits, 2006
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006
2004
Soft Comput., 2004
2003
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003
2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
Syst. Comput. Jpn., 2000