Haigang Feng
Orcid: 0000-0002-8377-1171
According to our database1,
Haigang Feng
authored at least 35 papers
between 2001 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A 0.4-6-GHz Blocker-Tolerant Receiver in 65-nm CMOS With Bandwidth-Extended Technologies for Future V2X Applications.
IEEE Trans. Circuits Syst. II Express Briefs, May, 2024
Microelectron. J., 2024
Scalable, low-power and high-performance active-RC complex band-pass/low-pass filter with automatic frequency tuning applied to the Internet of Things.
Microelectron. J., 2024
Analysis and design of a 0.9 V 1 GHz-BW 14.6 dBm-OIP3 broadband receiver with current-mode analog baseband in 12 nm FinFET CMOS.
Microelectron. J., 2024
A 0.73 mW low power 9.6 GHz LC voltage-controlled oscillator achieves constant KVCO and -189.2 FOM.
Microelectron. J., 2024
A 14-bit 6GS/s DAC Achieving >65dBc SFDR with Bilateral Output Impedance Compensation in 22nm CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
A 70dB SNDR 20MHz-BW VCO-Based CT Sturdy MASH Delta-Sigma Modulator with Robust Quantization Error Extraction.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
Proceedings of the 35th IEEE International Conference on Application-specific Systems, 2024
2023
Microelectron. J., December, 2023
Microelectron. J., September, 2023
A 0.9V 1.2GHz-BW 15.8dBm-OIP3 Current Mode Analog Baseband for Broadband Receivers in 12nm FinFET CMOS.
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
2022
A Single Chain 800M/1.8G/2.4GHz Multistandard Transceiver With Multibranch Transformer for Low-Cost IoT Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
Proceedings of the 2022 IEEE International Conference on Integrated Circuits, 2022
A 4 to 5GHz Digitally Controlled Ring Oscillator with 100kHz Resolution using Noise Cancellation Technology in 40nm CMOS.
Proceedings of the 2022 IEEE International Conference on Integrated Circuits, 2022
An 8-b 8-GS/s Time-Interleaved SAR ADC With Foreground Offset Calibration in 28nm CMOS.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022
2021
Proceedings of the 2021 IEEE International Conference on Integrated Circuits, 2021
A Charge Pump with Perfect Current Matching Applied to Phase-Locked Loop in 65nm CMOS.
Proceedings of the 14th IEEE International Conference on ASIC, 2021
2019
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019
A 0.9/1.8/2.4GHz-reconfigurable LNA with Inductor and Capacitor Tuning for IoT Application in 65nm CMOS.
Proceedings of the 13th IEEE International Conference on ASIC, 2019
2017
A 20Mbps 5.8mw QPSK transmitter based on injection locking and Class-E PA for wireless biomedical applications.
Proceedings of the 12th IEEE International Conference on ASIC, 2017
2005
A 5 GHz sub-harmonic direct down-conversion mixer for dual-band system in 0.35µm SiGe BiCMOS.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
ESDZapper: a new layout-level verification tool for finding critical discharging path under ESD stress.
Proceedings of the 2005 Conference on Asia South Pacific Design Automation, 2005
2004
ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2004
ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
L-simulator: a magPEEC-based new CAD tool for simulating magnetic-enhanced IC inductors of 3D arbitrary geometry.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, 2004
Concept and extraction method of ESD-critical parameters for function-based layout-level ESD protection circuit design verification.
Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, 2004
2003
ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2003
IEEE J. Solid State Circuits, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
2002
A technology-independent CAD tool for ESD protection device extraction: ESDExtractor.
Proceedings of the 2002 IEEE/ACM International Conference on Computer-aided Design, 2002
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, 2002
2001
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, 2001