Gustavo Paz Platcheck
Orcid: 0009-0009-0369-1728
According to our database1,
Gustavo Paz Platcheck
authored at least 3 papers
between 2020 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Behavioral and Variability Analysis of Enclosed Layout Transistors for Radiation Hardened Analog Circuits.
Proceedings of the 25th IEEE Latin American Test Symposium, 2024
2023
Pseudosymmetric Enclosed Layout Transistors for Radiation Hardened Analog Applications.
IEEE Trans. Aerosp. Electron. Syst., April, 2023
2020
Characterization of Enclosed Layout Transistors for Analog Applications on a130nm Technology.
Proceedings of the 33rd Symposium on Integrated Circuits and Systems Design, 2020