Gustavo K. Contreras

According to our database1, Gustavo K. Contreras authored at least 11 papers between 2013 and 2017.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2017
Design of Reliable SoCs With BIST Hardware and Machine Learning.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Hardware trojan detection through information flow security verification.
Proceedings of the IEEE International Test Conference, 2017

Security vulnerability analysis of design-for-test exploits for asset protection in SoCs.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017

2016
Test-point insertion efficiency analysis for LBIST applications.
Proceedings of the 34th IEEE VLSI Test Symposium, 2016

BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning.
Proceedings of the 2016 IEEE International Test Conference, 2016

2015
LBIST pattern reduction by learning ATPG test cube properties.
Proceedings of the Sixteenth International Symposium on Quality Electronic Design, 2015

Predictive LBIST model and partial ATPG for seed extraction.
Proceedings of the 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2015

2014
CSST: An Efficient Secure Split-Test for Preventing IC Piracy.
Proceedings of the IEEE 23rd North Atlantic Test Workshop, 2014

CSST: Preventing distribution of unlicensed and rejected ICs by untrusted foundry and assembly.
Proceedings of the 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2014

2013
Secure Split-Test for preventing IC piracy by untrusted foundry and assembly.
Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013


  Loading...