Guido Torelli

Orcid: 0000-0002-9713-2338

According to our database1, Guido Torelli authored at least 136 papers between 1991 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Ultra-Low-Power Low-Input-Voltage Charge Pump for Micro-Energy Harvesting Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2023

2021
Low-Voltage CMOS Bulk-Driven Indirect Current Feedback Instrumentation Amplifier.
Proceedings of the 28th IEEE International Conference on Electronics, 2021

2020
Enhanced Compensation for Voltage Regulators Based on Three-Stage CMOS Operational Amplifiers for Large Capacitive Loads.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019
Current Tracking Technique Enabling 1-Bit/Cell Storage in Ge-Rich Phase Change Memory.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

Selector-Memory Device Voltage Compatibility Considerations in 1S1R Crosspoint Arrays.
Proceedings of the 15th Conference on Ph.D. Research in Microelectronics and Electronics, 2019

Enhanced Multiple-Output Programmable Current Pulse Generator.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Drift induced rigid current shift in Ge-Rich GST Phase Change Memories in Low Resistance State.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

2-Mb Embedded Phase Change Memory With 16-ns Read Access Time and 5-Mb/s Write Throughput in 90-nm BCD Technology for Automotive Applications.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019

2018
A 32-KB ePCM for Real-Time Data Processing in Automotive and Smart Power Applications.
IEEE J. Solid State Circuits, 2018

A Variability-Aware Analysis and Design Guideline for Write and Read Operations in Crosspoint STT-MRAM Arrays.
Proceedings of the 14th Conference on Ph.D. Research in Microelectronics and Electronics, 2018

2017
A 32KB 18ns random access time embedded PCM with enhanced program throughput for automotive and smart power applications.
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017

Design of robust pseudo-resistors with optimized frequency response.
Proceedings of the 2017 European Conference on Circuit Theory and Design, 2017

2016
Integrated charge pumps: a generalised method for power efficiency optimisation.
IET Circuits Devices Syst., 2016

Bandwidth optimization of CMOS two-stage operational amplifiers under power consumption and area constraints.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

Enhanced voltage buffer compensation technique for two-stage CMOS operational amplifiers.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

Analysis of non-idealities in parallel-summation logarithmic amplifiers.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

2015
Optimized temperature profile based pulse generator for innovative Phase Change Memory.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

Current pulse generator for multilevel cell programming of innovative PCM.
Proceedings of the 2015 International Conference on IC Design & Technology, 2015

2014
Exploiting Process Variations and Programming Sensitivity of Phase Change Memory for Reconfigurable Physical Unclonable Functions.
IEEE Trans. Inf. Forensics Secur., 2014

Optimal programming with voltage-controlled temperature profile to reduce SET state distribution dispersion in PCM.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014

A theoretical charge transfer scheme for efficiency optimization of integrated charge pumps.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014

Drift-driven investigation of phase distribution in phase-change memories.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014

Leakage-resilient memory-based physical unclonable function using phase change material.
Proceedings of the International Carnahan Conference on Security Technology, 2014

Live demonstration: A wireless multichannel bioimpedance spectrometer for patient monitoring.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2014

2013
Design tradeoffs for sub-mW CMOS biomedical limiting amplifiers.
Microelectron. J., 2013

High-swing buffer for programmable resistive memories.
Proceedings of 2013 International Conference on IC Design & Technology, 2013

Automatic trimming procedure to enhance the accuracy of on-chip analog pulse generators.
Proceedings of 2013 International Conference on IC Design & Technology, 2013

2012
High-drive capability buffer for highly variable resistive loads.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012

A high dynamic range wideband CMOS phase angle detector for bioimpedance spectroscopy.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012

Wideband low-power current-feedback instrumentation amplifiers for bioelectrical signals.
Proceedings of the International Multi-Conference on Systems, Signals & Devices, 2012

2011
On the input common-mode voltage range of CMOS bulk-driven input stages.
Int. J. Circuit Theory Appl., 2011

Current reference scheme for multilevel phase-change memory sensing.
Proceedings of the 37th European Solid-State Circuits Conference, 2011

Design considerations on CMOS limiting amplifiers for wearable biomedical systems.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011

1.2-V fully differential OTA-C lowpass filter based on bulk-driven MOS transistors.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011

Low-voltage wide-swing fully differential CMOS voltage buffer.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011

2010
Analysis and Measurement of Crosstalk Effects on Mixed-Signal CMOS ICs With Different Mounting Technologies.
IEEE Trans. Instrum. Meas., 2010

A Family of Low-Voltage Bulk-Driven CMOS Continuous-Time CMFB Circuits.
IEEE Trans. Circuits Syst. II Express Briefs, 2010

Single-pair bulk-driven CMOS input stage: A compact low-voltage analog cell for scaled technologies.
Integr., 2010

Low-voltage rail-to-rail bulk-driven CMFB network with improved gain and bandwidth.
Proceedings of the 17th IEEE International Conference on Electronics, 2010

2009
A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage.
IEEE J. Solid State Circuits, 2009

An area-efficient switched-capacitor relaxation oscillator with digitally controlled frequency tunability.
Int. J. Circuit Theory Appl., 2009

Compact low-voltage rail-to-rail bulk-driven CMOS opamp for scaled technologies.
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009

Input common-mode voltage behaviour of CMOS bulk-driven differential stages.
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009

2008

A noise-shaping SC sine-wave oscillator.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

1-V continuously tunable CMOS bulk-driven transconductor for Gm-C filters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

Transconductance enhancement in bulk-driven input stages.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

Temperature dependence of the programmed states in GST-based multilevel phase-change memories.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

2007
Voltage Gain Analysis of Integrated Fibonacci-Like Charge Pumps for Low Power Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

Staircase-down SET programming approach for phase-change memories.
Microelectron. J., 2007

1-V Rail-to-Rail CMOS OpAmp With Improved Bulk-Driven Input Stage.
IEEE J. Solid State Circuits, 2007

Impact of Control Signal Non-Idealties on Two-Phase Charge Pumps.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

Design of Maximum-Efficiency Integrated Voltage Doubler.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

A digital multistandard reconfigurable FIR filter for wireless applications.
Proceedings of the 14th IEEE International Conference on Electronics, 2007

A discussion on exponential-gain charge pump.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

Impact of control signal skews on self-boosted charge pumps.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

A programmable switched-capacitor relaxation oscillator with low phase jitter.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

2006
Thermal regulator for IC temperature characterization using a microprobe station.
IEEE Trans. Instrum. Meas., 2006

Power efficiency evaluation in Dickson and voltage doubler charge pump topologies.
Microelectron. J., 2006

A 1-MHz Area-Efficient On-Chip Spectrum Analyzer for Analog Testing.
J. Electron. Test., 2006

Impact of parasitic elements on CMOS charge pumps: a numerical analysis.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A high-quality sine-wave oscillator for analog built-in self-testing.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Theoretical and experimental analysis of Dickson charge pump output resistance.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Set-sweep programming pulse for phase-change memories.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A low-ripple voltage tripler.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A non-uniform sampling approach for the reduction of capacitance spread in SC circuits.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

High-Efficiency CMOS Charge Pump.
Proceedings of the 13th IEEE International Conference on Electronics, 2006

High-Efficiency Regulated Charge Pump for Non-Volatile Memories.
Proceedings of the 13th IEEE International Conference on Electronics, 2006

2005
4-Mb MOSFET-selected μtrench phase-change memory experimental chip.
IEEE J. Solid State Circuits, 2005

High-efficiency control structure for CMOS flash memory charge pumps.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

SET and RESET pulse characterization in BJT-selected phase-change memories.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Efficiency comparison between doubler and Dickson charge pumps.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A 1.2 V sense amplifier for high-performance embeddable NOR flash memories.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Heap charge pump optimisation by a tapered architecture.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A 1 V, 26 μW extended temperature range band-gap reference in 130-nm CMOS technology.
Proceedings of the 31st European Solid-State Circuits Conference, 2005

1-V rail-to-rail bulk-driven CMOS OTA with enhanced gain and gain-bandwidth product.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

A theoretical discussion on performance limits of CMOS charge pumps.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

Linearity enhancement of oversampled pipeline A/D converters using sigma-delta modulation.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

2004
Rail-to-rail constant-gm operational amplifier for video applications.
Integr., 2004

High input range sense comparator for multilevel Flash memories.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A fully symmetrical sense amplifier for non-volatile memories.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A low-power low-voltage MOSFET-only voltage reference.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A design strategy for area efficient high-order high-Q SC filters.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

On-chip area-efficient spectrum analyzer for testing analog IC.
Proceedings of the 2004 11th IEEE International Conference on Electronics, 2004


2003
A digital self-calibration circuit for absolute optical rotary encoder microsystems.
IEEE Trans. Instrum. Meas., 2003

Switched-capacitor circuits with periodical nonuniform individual sampling.
IEEE Trans. Circuits Syst. II Express Briefs, 2003

Numerical testing of a programmable microcontroller with fuzzy and adaptive features.
Simul. Model. Pract. Theory, 2003

High-voltage management in single-supply CHE NOR-type flash memories.
Proc. IEEE, 2003

On-chip error correcting techniques for new-generation flash memories.
Proc. IEEE, 2003

Constant-g<sub>m</sub> constant-slew-rate high-bandwidth low-voltage rail-to-rail CMOS input stage for VLSI cell libraries.
IEEE J. Solid State Circuits, 2003

1-V quasi constant-gm input/output rail-to-rail CMOS op-amp.
Integr., 2003

1-V quasi constant-g<sub>m</sub> input/output rail-to-rail CMOS op-amp.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

Non-uniform sampling SC circuits based on noise-shaping feedback coding.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

Noise-shaping modulation in high-Q SC filters.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

Model and verification of triple-well shielding on substrate noise in mixed-signal CMOS ICs.
Proceedings of the ESSCIRC 2003, 2003

Input/output rail-to-rail video op-amp with constant behaviour over the entire voltage range.
Proceedings of the ESSCIRC 2003, 2003

2002
High-selectivity SC filters with continuous digital Q-factor programmability.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

A multiplierless decimation filter for ΣΔ A/D conversion.
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002

2001
An automatically compensated readout channel for rotary encoder systems.
IEEE Trans. Instrum. Meas., 2001

Low Output Resistance Charge Pump for Flash Memory Programming.
Proceedings of the 9th IEEE International Workshop on Memory Technology, 2001

An Error Control Code Scheme for Multilevel Flash Memories.
Proceedings of the 9th IEEE International Workshop on Memory Technology, 2001

Design solutions for low-power digital filters.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

Stand-by low-power architecture in a 3 V-only 2-bit/cell 64-Mbit flash memory.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

Generation of Optimal Unit Distance Codes for Rotary Encoders through Simulated Evolution.
Proceedings of the Applications of Evolutionary Computing, 2001

2000
1-V rail-to-rail operational amplifiers in standard CMOS technology.
IEEE J. Solid State Circuits, 2000

40-mm<sup>2</sup> 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory.
IEEE J. Solid State Circuits, 2000

Hierarchical Sector Biasing Organization for Flash Memories.
Proceedings of the 8th IEEE International Workshop on Memory Technology, 2000

Fast Voltage Regulator for Multilevel Flash Memories.
Proceedings of the 8th IEEE International Workshop on Memory Technology, 2000

Periodical nonuniform individually sampled switched-capacitor circuits.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

High-speed low-power sense comparator for multilevel flash memories.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

CMOS front-end for optical rotary encoders.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

Program word-line voltage generator for multilevel flash memories.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

Construction of polyvalent error control codes for multilevel memories.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000

1999
Input common-mode feedback technique for very low voltage CMOS amplifiers.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

Fuzzy chip control of MDOF structural systems.
Proceedings of the 5th European Control Conference, 1999

1998
Nonvolatile multilevel memories for digital applications.
Proc. IEEE, 1998

Programmable time-multiplexed SC filters without dynamic range degradation.
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998

1997
Programmable time-multiplexed switched-capacitor variable equalizer for arbitrary frequency response realizations.
IEEE J. Solid State Circuits, 1997

Program load adaptive voltage generator for flash memories.
IEEE J. Solid State Circuits, 1997

1996
VERDI: an acoustically programmable and adjustable CMOS mixed-mode signal processor for hearing aid applications.
IEEE J. Solid State Circuits, 1996

Analog-to-digital converters for optical sensor arrays.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996

Power consumption optimization of 8 bit, 2 MHz voltage scaling subranging CMOS 0.5 μm DAC.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996

ALCD-analog libraries on CMOS digital process.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996

Technological and design constraints for multilevel flash memories.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996

1995
A single-chip optical sensor with analog memory for motion detection.
IEEE J. Solid State Circuits, July, 1995

A Class of Fully-Differential Basic Building Blocks Based on Unity-Gain Differnence Feedback.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995

1994
High-speed, low-switching noise CMOS memory data output buffer.
IEEE J. Solid State Circuits, November, 1994

Sinewave modulation for data communication by direct digital synthesis and sigma delta techniques.
Eur. Trans. Telecommun., 1994

Design of High Accuracy Video Comparator.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

Gain Enhancement Technique for High-Speed Switched-Capacitor Circuits.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

1993
Multiplier-free Lagrange interpolators for oversampled D/A converters.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993

Active Compensation of Parasitic Capacitances for Very High Frequency CMOS DACs.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993


1992
ASIC-based acoustic echo-canceller board for VME bus.
Eur. Trans. Telecommun., 1992

1991
Design and verification of A CMOS transconductance cell with extended linearity.
Eur. Trans. Telecommun., 1991


  Loading...