Gokcen Kestor

Orcid: 0000-0002-9105-5634

According to our database1, Gokcen Kestor authored at least 51 papers between 2011 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Effective HPC Programming via Domain-Specific Abstractions and Compilation.
Proceedings of the 21st ACM International Conference on Computing Frontiers, 2024

2023
Codesign for Extreme Heterogeneity: Integrating Custom Hardware With Commodity Computing Technology to Support Next-Generation HPC Converged Workloads.
IEEE Internet Comput., 2023

Understanding System Resilience for Converged Computing of Cloud, Edge, and HPC.
Proceedings of the High Performance Computing, 2023

On Higher-performance Sparse Tensor Transposition.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2023

Auto-HPCnet: An Automatic Framework to Build Neural Network-based Surrogate for High-Performance Computing Applications.
Proceedings of the 32nd International Symposium on High-Performance Parallel and Distributed Computing, 2023

LAHypergraph: Parallel Hypergraph Analytics in the Language of Linear Algebra.
Proceedings of the SIAM Conference on Applied and Computational Discrete Algorithms, 2023

Automatic Code Generation for High-Performance Graph Algorithms.
Proceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques, 2023

2022
ReACT: Redundancy-Aware Code Generation for Tensor Expressions.
Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2022

Towards Supporting Semiring in MLIR-Based COMET Compiler.
Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2022

2021
A High-Performance Sparse Tensor Algebra Compiler in Multi-Level IR.
CoRR, 2021

A High Performance Sparse Tensor Algebra Compiler in MLIR.
Proceedings of the 7th IEEE/ACM Workshop on the LLVM Compiler Infrastructure in HPC, 2021

Union: A Unified HW-SW Co-Design Ecosystem in MLIR for Evaluating Tensor Operations on Spatial Accelerators.
Proceedings of the 30th International Conference on Parallel Architectures and Compilation Techniques, 2021

2020
Smart-PGSim: using neural network to accelerate AC-OPF power grid simulation.
Proceedings of the International Conference for High Performance Computing, 2020

COMET: A Domain-Specific Compilation of High-Performance Computational Chemistry.
Proceedings of the Languages and Compilers for Parallel Computing, 2020

2019
Runtime Concurrency Control and Operation Scheduling for High Performance Neural Network Training.
Proceedings of the 2019 IEEE International Parallel and Distributed Processing Symposium, 2019

Ground-Truth Prediction to Accelerate Soft-Error Impact Analysis for Iterative Methods.
Proceedings of the 26th IEEE International Conference on High Performance Computing, 2019

2018
MPI windows on storage for HPC applications.
Parallel Comput., 2018

Characterizing the performance benefit of hybrid memory system for HPC applications.
Parallel Comput., 2018

Characterization of the Impact of Soft Errors on Iterative Methods.
Proceedings of the 25th IEEE International Conference on High Performance Computing, 2018

Comparative analysis of soft-error detection strategies: a case study with iterative methods.
Proceedings of the 15th ACM International Conference on Computing Frontiers, 2018

Understanding scale-Dependent soft-Error Behavior of Scientific Applications.
Proceedings of the 18th IEEE/ACM International Symposium on Cluster, 2018

2017
MPI Streams for HPC Applications.
CoRR, 2017

Exploring the Performance Benefit of Hybrid Memory System on HPC Environments.
CoRR, 2017

RTHMS: a tool for data placement on hybrid memory system.
Proceedings of the 2017 ACM SIGPLAN International Symposium on Memory Management, 2017

Exploring the Performance Benefit of Hybrid Memory System on HPC Environments.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops, 2017

Localized Fault Recovery for Nested Fork-Join Programs.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium, 2017

Exploring the Effect of Compiler Optimizations on the Reliability of HPC Applications.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops, 2017

Preparing HPC Applications for the Exascale Era: A Decoupling Strategy.
Proceedings of the 46th International Conference on Parallel Processing, 2017

Toward a General Theory of Optimal Checkpoint Placement.
Proceedings of the 2017 IEEE International Conference on Cluster Computing, 2017

Extending Message Passing Interface Windows to Storage.
Proceedings of the 17th IEEE/ACM International Symposium on Cluster, 2017

2016
Assessing Advanced Technology in CENATE.
Proceedings of the IEEE International Conference on Networking, 2016

A Performance Characterization of Streaming Computing on Supercomputers.
Proceedings of the International Conference on Computational Science 2016, 2016

Idle Period Propagation in Message-Passing Applications.
Proceedings of the 18th IEEE International Conference on High Performance Computing and Communications; 14th IEEE International Conference on Smart City; 2nd IEEE International Conference on Data Science and Systems, 2016

Exploring Application Performance on Emerging Hybrid-Memory Supercomputers.
Proceedings of the 18th IEEE International Conference on High Performance Computing and Communications; 14th IEEE International Conference on Smart City; 2nd IEEE International Conference on Data Science and Systems, 2016

2015
TRADE: Precise Dynamic Race Detection for Scalable Transactional Memory Systems.
ACM Trans. Parallel Comput., 2015

Understanding the propagation of transient errors in HPC applications.
Proceedings of the International Conference for High Performance Computing, 2015

Prometheus: scalable and accurate emulation of task-based applications on many-core systems.
Proceedings of the 2015 IEEE International Symposium on Performance Analysis of Systems and Software, 2015

Verification Tools for Transactional Programs.
Proceedings of the Transactional Memory. Foundations, Algorithms, Tools, and Applications, 2015

On the Application Task Granularity and the Interplay with the Scheduling Overhead in Many-Core Shared Memory Systems.
Proceedings of the 2015 IEEE International Conference on Cluster Computing, 2015

2014
Online Monitoring Systems for Performance Fault Detection.
Parallel Process. Lett., 2014

Cross-Layer Self-Adaptive/Self-Aware System Software for Exascale Systems.
Proceedings of the 26th IEEE International Symposium on Computer Architecture and High Performance Computing, 2014

Online Monitoring System for Performance Fault Detection.
Proceedings of the 2014 IEEE International Parallel & Distributed Processing Symposium Workshops, 2014

T-Rex: a dynamic race detection tool for C/C++ transactional memory applications.
Proceedings of the Ninth Eurosys Conference 2014, 2014

2013
Enhancing the efficiency and practicality of software transactional memory on massively multithreaded systems.
PhD thesis, 2013

Quantifying the energy cost of data movement in scientific applications.
Proceedings of the IEEE International Symposium on Workload Characterization, 2013

Enabling accurate power profiling of HPC applications on exascale systems.
Proceedings of the 3rd International Workshop on Runtime and Operating Systems for Supercomputers, 2013

2012
PaRV: Parallelizing Runtime Detection and Prevention of Concurrency Errors.
Proceedings of the Runtime Verification, Third International Conference, 2012

Enhancing the performance of assisted execution runtime systems through hardware/software techniques.
Proceedings of the International Conference on Supercomputing, 2012

2011
RMS-TM: a comprehensive benchmark suite for transactional memory systems (abstracts only).
SIGMETRICS Perform. Evaluation Rev., 2011

RMS-TM: a comprehensive benchmark suite for transactional memory systems.
Proceedings of the ICPE'11, 2011

STM2: A Parallel STM for High Performance Simultaneous Multithreading Systems.
Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, 2011


  Loading...