Giuseppe Caruso
Orcid: 0000-0002-9515-4947
According to our database1,
Giuseppe Caruso
authored at least 22 papers
between 1984 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
TDEC metric in 50G-PON: analytical and experimental investigation on several implementation aspects.
JOCN, 2023
Proceedings of the 9th IEEE World Forum on Internet of Things, 2023
Study of TDEC for 50G-PON Upstream at 50 Gb/s in Negative Dispersion Regime using 25G-class Transceivers.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2023
Proceedings of the 23rd International Conference on Transparent Optical Networks, 2023
Proceedings of the 23rd International Conference on Transparent Optical Networks, 2023
Experimental Comparison Between SBC and FPGA for Embedded Neural Network Acceleration.
Proceedings of the IEEE International Conference on Communications, 2023
Proceedings of the International Conference on Computer, 2023
A reparameterization and monitoring platform for energy efficient GPS trackers in behavioural analysis of wildlife.
Proceedings of the International Conference on Computer, 2023
2022
Proceedings of the 13th International Symposium on Communication Systems, 2022
2021
Enhanced Electrical Duobinary Decoder with Low-BW Based Receivers for Short Reach Indoor Optical Links.
Proceedings of the European Conference on Optical Communication, 2021
2019
Proceedings of the 24th IEEE International Workshop on Computer Aided Modeling and Design of Communication Links and Networks, 2019
2014
J. Comput. Appl. Math., 2014
2013
A delay model valid in all the regions of operation of the MOS transistor for the energy-efficient design of MCML gates.
IEICE Electron. Express, 2013
2010
IEICE Trans. Electron., 2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2008
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
2007
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
2005
Design of MOS current mode logic gates - computing the limits of voltage swing and bias current.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2003
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
1991
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991
1984
IEEE Trans. Computers, 1984