Girish Venkataramani

According to our database1, Girish Venkataramani authored at least 21 papers between 2001 and 2014.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2014
System-Level Retiming and Pipelining.
Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2014

2013
Model-based hardware design.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2013

2009
Tuning SoCs using the global dynamic critical path.
Proceedings of the Annual IEEE International SoC Conference, SoCC 2009, 2009

2008
Slack analysis in the system design loop.
Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, 2008

Comprehensive isomorphic subtree enumeration.
Proceedings of the 2008 International Conference on Compilers, 2008

Heterogeneous Latch-Based Asynchronous Pipelines.
Proceedings of the 14th IEEE International Symposium on Asynchronous Circuits and Systems, 2008

2007
Operation chaining asynchronous pipelined circuits.
Proceedings of the 2007 International Conference on Computer-Aided Design, 2007

Global Critical Path: A Tool for System-Level Timing Analysis.
Proceedings of the 44th Design Automation Conference, 2007

Self-Resetting Latches for Asynchronous Micro-Pipelines.
Proceedings of the 44th Design Automation Conference, 2007

Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis.
Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2007), 2007

2006
Hardware compilation of application-specific memory-access interconnect.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2006

Leveraging protocol knowledge in slack matching.
Proceedings of the 2006 International Conference on Computer-Aided Design, 2006

Interface Design for Rationally Clocked GALS Systems.
Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2006), 2006

Tartan: evaluating spatial computation for whole program execution.
Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, 2006

2005
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs.
Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2005

2004
Spatial computation.
Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, 2004

Programmer specified pointer independence.
Proceedings of the 2004 workshop on Memory System Performance, 2004

2003
Automatic compilation to a coarse-grained reconfigurable system-opn-chip.
ACM Trans. Embed. Comput. Syst., 2003

Reconfigurable Computing and Electronic Nanotechnology.
Proceedings of the 14th IEEE International Conference on Application-Specific Systems, 2003

2002
Factors Influencing the Performance of a CPU-RFU Hybrid Architecture.
Proceedings of the Field-Programmable Logic and Applications, 2002

2001
A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture.
Proceedings of the 2001 International Conference on Compilers, 2001


  Loading...