Giovanna Turvani
Orcid: 0000-0002-8520-906X
According to our database1,
Giovanna Turvani
authored at least 36 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Quantum-compliant users scheduling optimization in joint transmission mobile access networks.
Quantum Inf. Process., July, 2024
IEEE Trans. Instrum. Meas., 2024
CoRR, 2024
Towards an Automatic Framework for Solving Optimization Problems with Quantum Computers.
Proceedings of the IEEE International Conference on Quantum Software, 2024
A Predictive Approach for Selecting the Best Quantum Solver for an Optimization Problem.
Proceedings of the IEEE International Conference on Quantum Computing and Engineering, 2024
Proceedings of the IEEE International Conference on Quantum Computing and Engineering, 2024
2023
Custom Memory Design for Logic-in-Memory: Drawbacks and Improvements over Conventional Memories.
CoRR, 2023
Integration of Simulated Quantum Annealing in Parallel Tempering and Population Annealing for Heterogeneous-Profile QUBO Exploration.
IEEE Access, 2023
2022
IEEE Trans. Computers, 2022
Development of a multi-technology, template-based quantum circuits compilation toolchain.
Quantum Inf. Process., 2022
Towards Compact Modeling of Noisy Quantum Computers: A Molecular-Spin-Qubit Case of Study.
ACM J. Emerg. Technol. Comput. Syst., 2022
Engineering Grover Adaptive Search: Exploring the Degrees of Freedom for Efficient QUBO Solving.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2022
2021
IEEE Trans. Very Large Scale Integr. Syst., 2021
Proceedings of the 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2021
2020
SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
Sensors, 2020
Advances in Molecular Quantum Computing: from Technological Modeling to Circuit Design.
Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
Integr., 2019
WINNER: a high speed high energy efficient Neural Network implementation for image classification.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2019
2018
Integr., 2018
2017
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017
Int. J. Circuit Theory Appl., 2017
2016
PhD thesis, 2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
Proceedings of the IEEE International Conference on Rebooting Computing, 2016
2015
Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2014
Proceedings of the Field-Coupled Nanocomputing - Paradigms, Progress, and Perspectives, 2014
Proceedings of the 32nd IEEE VLSI Test Symposium, 2014
Proceedings of the 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2014
2012
Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, 2012