Gianluca Boselli

Orcid: 0000-0003-0665-4630

According to our database1, Gianluca Boselli authored at least 15 papers between 2001 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
TCAD study of the Holding-Voltage Modulation in Irradiated SCR-LDMOS for HV ESD Protection.
Proceedings of the IEEE International Reliability Physics Symposium, 2023

Impact of Thin-oxide Gate on the On-Resistance of HV-PNP Under ESD Stress.
Proceedings of the IEEE International Reliability Physics Symposium, 2023

2022
TCAD Investigation of Power-to-Failure Evaluation for Ultrafast Events in BJT-based ESD Protection Cells.
Proceedings of the IEEE International Reliability Physics Symposium, 2022

Effect of Source & Drain Side Abutting on the Low Current Filamentation in LDMOS-SCR Devices.
Proceedings of the IEEE International Reliability Physics Symposium, 2022

2020
Design Insights to Address Low Current ESD Failure and Power Scalability Issues in High Voltage LDMOS-SCR Devices.
Proceedings of the 2020 IEEE International Reliability Physics Symposium, 2020

How to Achieve Moving Current Filament in High Voltage LDMOS Devices: Physical Insights & Design Guidelines for Self-Protected Concepts.
Proceedings of the 2020 IEEE International Reliability Physics Symposium, 2020

2019
Current Filament Dynamics Under ESD Stress in High Voltage (Bidirectional) SCRs and It's Implications on Power Law Behavior.
Proceedings of the IEEE International Reliability Physics Symposium, 2019

Physical Insights into the Low Current ESD Failure of LDMOS-SCR and its Implication on Power Scalability.
Proceedings of the IEEE International Reliability Physics Symposium, 2019

2016
Improved inductive-system-level IEC ESD performance for automotive applications using mutual ballasted ESD protection technique.
Microelectron. Reliab., 2016

2012
ESD design challenges in state-of-the-art analog technologies.
Microelectron. Reliab., 2012

Electronic design automation (EDA) solutions for ESD-robust design and verification.
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012

2006
Gate oxide failures due to anomalous stress from HBM ESD testers.
Microelectron. Reliab., 2006

2005
A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies.
Microelectron. Reliab., 2005

Trends and challenges to ESD and Latch-up designs for nanometer CMOS technologies.
Microelectron. Reliab., 2005

2001
Investigations on double-diffused MOS transistors under ESD zap conditions.
Microelectron. Reliab., 2001


  Loading...