Georgios Zervakis
Orcid: 0000-0001-8110-7122Affiliations:
- Karlsruhe Institute of Technology, Karlsruhe, Germany
According to our database1,
Georgios Zervakis
authored at least 57 papers
between 2013 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic.
CoRR, 2024
CoRR, 2024
Proceedings of the IEEE European Test Symposium, 2024
On-Sensor Printed Machine Learning Classification via Bespoke ADC and Decision Tree Co-Design.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Embedding Hardware Approximations in Discrete Genetic-Based Training for Printed MLPs.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023
Co-Design of Approximate Multilayer Perceptron for Ultra-Resource Constrained Printed Circuits.
IEEE Trans. Computers, September, 2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., June, 2023
Targeting DNN Inference Via Efficient Utilization of Heterogeneous Precision DNN Accelerators.
IEEE Trans. Emerg. Top. Comput., 2023
ACM Comput. Surv., 2023
CoRR, 2023
Bespoke Approximation of Multiplication-Accumulation and Activation Targeting Printed Multilayer Perceptrons.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
2022
Energy Efficient Edge Computing Enabled by Satisfaction Games and Approximate Computing.
IEEE Trans. Green Commun. Netw., 2022
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
Energy-Efficient DNN Inference on Approximate Accelerators Through Formal Property Exploration.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
Impact of NCFET Technology on Eliminating the Cooling Cost and Boosting the Efficiency of Google TPU.
IEEE Trans. Computers, 2022
Approximate Decision Trees For Machine Learning Classification on Tiny Printed Circuits.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the Approximate Computing, 2022
2021
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021
2020
Weight-Oriented Approximation for Energy-Efficient Neural Network Inference Accelerators.
IEEE Trans. Circuits Syst., 2020
IEEE Access, 2020
2019
VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits.
IEEE Trans. Very Large Scale Integr. Syst., 2019
IEEE Trans. Circuits Syst. II Express Briefs, 2019
Proceedings of the 8th International Conference on Modern Circuits and Systems Technologies, 2019
Co-design Implications of Cost-effective On-demand Acceleration for Cloud Healthcare Analytics: The AEGLE approach.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the International Conference on Omni-Layer Intelligent Systems, 2019
2018
VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits.
IEEE Trans. Very Large Scale Integr. Syst., 2018
IEEE Trans. Very Large Scale Integr. Syst., 2018
IEEE Micro, 2018
2017
AEGLE's Cloud Infrastructure for Resource Monitoring and Containerized Accelerated Analytics.
Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI, 2017
2016
Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation.
IEEE Trans. Very Large Scale Integr. Syst., 2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
IEEE Trans. Computers, 2016
Performance-power exploration of software-defined big data analytics: The AEGLE cloud backend.
Proceedings of the International Conference on Embedded Computer Systems: Architectures, 2016
2015
Proceedings of the IEEE 58th International Midwest Symposium on Circuits and Systems, 2015
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2015
Approximate Multiplier Architectures Through Partial Product Perforation: Power-Area Tradeoffs Analysis.
Proceedings of the 25th edition on Great Lakes Symposium on VLSI, GLVLSI 2015, Pittsburgh, PA, USA, May 20, 2015
2014
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014
Proceedings of the 9th International Design and Test Symposium, 2014
Proceedings of the 9th International Design and Test Symposium, 2014
Proceedings of the 9th International Design and Test Symposium, 2014
Proceedings of the 19th Asia and South Pacific Design Automation Conference, 2014
2013
Proceedings of the 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), 2013