G. Cardoso Medeiros
Orcid: 0000-0002-7480-2474
According to our database1,
G. Cardoso Medeiros
authored at least 27 papers
between 2015 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
ACM J. Emerg. Technol. Comput. Syst., 2022
Proceedings of the IEEE European Test Symposium, 2022
2021
IEEE Trans. Very Large Scale Integr. Syst., 2021
IEEE Trans. Emerg. Top. Comput., 2021
Evaluation of Single Event Upset Susceptibility of FinFET-based SRAMs with Weak Resistive Defects.
J. Electron. Test., 2021
Proceedings of the 26th IEEE European Test Symposium, 2021
Proceedings of the 26th IEEE European Test Symposium, 2021
Proceedings of the 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2021
Proceedings of the 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2021
2020
Evaluating the Impact of Ionizing Particles on FinFET -based SRAMs with Weak Resistive Defects.
Proceedings of the IEEE Latin-American Test Symposium, 2020
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
2019
Evaluating the Impact of Temperature on Dynamic Fault Behaviour of FinFET-Based SRAMs with Resistive Defects.
J. Electron. Test., 2019
Proceedings of the IEEE International Test Conference, 2019
Proceedings of the 24th IEEE European Test Symposium, 2019
Proceedings of the 24th IEEE European Test Symposium, 2019
2018
A defect-oriented test approach using on-Chip current sensors for resistive defects in FinFET SRAMs.
Microelectron. Reliab., 2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
Influence of temperature on dynamic fault behavior due to resistive defects in FinFET-based SRAMs.
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
2017
Proceedings of the VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things, 2017
Proceedings of the 2017 IFIP/IEEE International Conference on Very Large Scale Integration, 2017
2016
J. Electron. Test., 2016
NBTI-Aware Design of Integrated Circuits: A Hardware-Based Approach for Increasing Circuits' Life Time.
J. Electron. Test., 2016
Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, 2016
Proceedings of the 17th Latin-American Test Symposium, 2016
2015
Proceedings of the 16th Latin-American Test Symposium, 2015