Fujihiko Matsumoto

According to our database1, Fujihiko Matsumoto authored at least 18 papers between 2002 and 2024.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Consideration of Integrated Low-Frequency Low-Pass Notch Filter Employing CCII Based Capacitance Multipliers.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., January, 2024

2018
A Design of a Programmable Impedance Scaling Circuit for Low Frequency Applications.
Proceedings of the 2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), 2018

2017
Improvement technique of tuning range for local-feedback MOS transconductor.
Proceedings of the 24th International Conference Mixed Design of Integrated Circuits and Systems, 2017

A design method of low frequency universal filter employing MOCCIIs.
Proceedings of the 24th International Conference Mixed Design of Integrated Circuits and Systems, 2017

2016
A linear transconductor utilizing body transconductance for low-power and low frequency applications.
Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems, 2016

Study on offset reduction method for a fully differential filter employing symmetrical floating impedance scaling circuits.
Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems, 2016

2013
A design of a low-transconductance linear transconductor utilizing body effect for low frequency applications.
Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems, 2013

Design of a floating-type impedance scaling circuit for large capacitances.
Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems, 2013

2011
A Differential Input/Output Linear MOS Transconductor.
IEICE Trans. Electron., 2011

Noise Analysis and Design of Low-Noise Bias-Offset MOS Transconductor.
IEICE Trans. Electron., 2011

2009
Neural Network Analysis and Evaluation of the Fetal Heart Rate.
Algorithms, 2009

2006
A New Linear Transconductor Combining a Source Coupled Pair with a Transconductor Using Bias-Offset Technique.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2006

A Technique to Reduce Power Consumption for a Linear Transconductor.
IEICE Trans. Electron., 2006

2004
Linear bipolar OTAs based on a triple-tail cell employing exponential circuits.
IEEE Trans. Circuits Syst. II Express Briefs, 2004

Linear bipolar OTAs employing exponential-law circuits.
Int. J. Circuit Theory Appl., 2004

2003
Far-End Crosstalk Voltage for a CMOS-IC Inverter Load.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003

2002
Low-Voltage Linear Bipolar OTAs Employing Hyperbolic Circuits with an Intermediate Voltage Terminal.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002

Current Feedforward Phase Compensation Technique for an Integrator and Its Application to an Auto-Compensation System.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002


  Loading...