Fredy Rivera

Orcid: 0000-0003-2032-5614

According to our database1, Fredy Rivera authored at least 11 papers between 2004 and 2016.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2016
Frame synchronization through barker codes using SDRs in a real wireless link.
Proceedings of the 2016 International Conference on Electronics, 2016

2013
From UML specifications to mapping and scheduling of tasks into a NoC, with reliability considerations.
J. Syst. Archit., 2013

2012
Mapping and Scheduling in Heterogeneous NoC through Population-Based Incremental Learning.
J. Univers. Comput. Sci., 2012

2010
System - Level Partitioning for Embedded Systems Design Using Population - Based Incremental Learning.
Proceedings of the 2010 International Conference on Computer Design, 2010

2008
Scheduling methodology for conditional execution of kernels onto multicontext reconfigurable architectures.
IET Comput. Digit. Tech., 2008

2007
Configuration and Data Scheduling for Executing Dynamic Applications onto Multi-Context Reconfigurable Architectures.
Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2007

2006
Configuration Scheduling for Conditional Branch Execution Onto Multi-Context Reconfigurable Architectures.
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006

Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys).
Proceedings of the Conference on Design, Automation and Test in Europe: Designers' Forum, 2006

2005
Low Power Data Prefetch for 3D Image Applications on Coarse-Grain Reconfigurable Architectures.
Proceedings of the 19th International Parallel and Distributed Processing Symposium (IPDPS 2005), 2005

An Approach to Execute Conditional Branches onto SIMD Multi-Context Reconfigurable Architectures.
Proceedings of the Eighth Euromicro Symposium on Digital Systems Design (DSD 2005), 30 August, 2005

2004
Efficient mapping of hierarchical trees on coarse-grain reconfigurable architectures.
Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2004


  Loading...