Frederic Gianesello

According to our database1, Frederic Gianesello authored at least 13 papers between 2007 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Improving off-state capacitance of SOI-CMOS RF switches: how good are air microcavities?
Proceedings of the 53rd IEEE European Solid-State Device Research Conference, 2023

Notched gate MOSFET for capacitance reduction in RF SOI technology.
Proceedings of the 2023 IEEE International Conference on Design, 2023

2021
Session 12 Overview: Innovations in Low-Power and Secure IoT Technology Directions Subcommittee.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2020
Smart Way to Adjust Schottky Barrier Height in 130 nm BiCMOS Process for sub-THz Applications.
Proceedings of the 2020 IEEE Radio and Wireless Symposium, 2020

2018
F5: Advanced optical communication: From devices, circuits, and architectures to algorithms.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

Session 21 overview: Extending silicon and its applications: Technology directions subcommittee.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2017
A 94-GHz 4TX-4RX Phased-Array FMCW Radar Transceiver With Antenna-in-Package.
IEEE J. Solid State Circuits, 2017

17.8 A compact 130GHz fully packaged point-to-point wireless system with 3D-printed 26dBi lens antenna achieving 12.5Gb/s at 1.55pJ/b/m.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

2013
30 dBm P1dB and 4 dB insertion losses optimized 4G antenna tuner fully integrated in a 130 nm CMOS SOI technology.
Proceedings of the 2013 IEEE Radio and Wireless Symposium, 2013

A digitally modulated mm-Wave cartesian beamforming transmitter with quadrature spatial combining.
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013

2010
A 53-to-68GHz 18dBm power amplifier with an 8-way combiner in standard 65nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

2007
80 GHz low noise amplifiers in 65nm CMOS SOI.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007

Design for millimeter-wave applications in silicon technologies.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007


  Loading...