Françis Calmon

Orcid: 0000-0001-5076-076X

According to our database1, Françis Calmon authored at least 26 papers between 2002 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Indoor Optical Wireless Communication Coverage Optimization Using a SiPM Photoreceiver.
Proceedings of the IEEE Wireless Communications and Networking Conference, 2023

Characterization and modeling of DCR and DCR drift variability in SPADs.
Proceedings of the IEEE International Reliability Physics Symposium, 2023

Hot-Carrier Degradation modeling of DCR drift in SPADs.
Proceedings of the 53rd IEEE European Solid-State Device Research Conference, 2023

2022
Statistical measurements and Monte-Carlo simulations of DCR in SPADs.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022

2021
An Ultrafast Active Quenching Active Reset Circuit with 50% SPAD Afterpulsing Reduction in a 28 nm FD-SOI CMOS Technology Using Body Biasing Technique.
Sensors, 2021

An Active Quenching Circuit for a Native 3D SPAD Pixel in a 28 nm CMOS FDSOI Technology.
Proceedings of the 19th IEEE International New Circuits and Systems Conference, 2021

Dark Count Rate in Single-Photon Avalanche Diodes: Characterization and Modeling study.
Proceedings of the 51st IEEE European Solid-State Device Research Conference, 2021

2020
An Ultrafast Active Quenching Circuit for SPAD in CMOS 28nm FDSOI Technology.
Proceedings of the 2020 IEEE Sensors, Rotterdam, The Netherlands, October 25-28, 2020, 2020

2019
Body-biasing considerations with SPAD FDSOI: advantages and drawbacks.
Proceedings of the 49th European Solid-State Device Research Conference, 2019

2018
Integration of SPAD in 28nm FDSOI CMOS technology.
Proceedings of the 48th European Solid-State Device Research Conference, 2018

2015
Electrical characterization and TCAD simulations of multi-gate bulk nMOSFET.
Microelectron. J., 2015

Design guidelines for the integration of Geiger-mode avalanche diodes in standard CMOS technologies.
Microelectron. J., 2015

An efficient and simple compact modeling approach for 3-D interconnects with IC's stack global electrical context consideration.
Microelectron. J., 2015

Corrigendum to "Modelling of through silicon via and devices electromagnetic coupling" [Microelectron. J 42 (2011) 316-324].
Microelectron. J., 2015

A time-integration based quenching circuit for Geiger-mode avalanche diodes.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

2014
3D substrate modeling; from a first order electrical analysis, towards some possible signal fluctuations consideration, for radio frequency circuits.
Microelectron. J., 2014

Towards nano-computing blocks using room temperature double-gate single electron transistors.
Proceedings of the IEEE 12th International New Circuits and Systems Conference, 2014

2012
Room temperature double gate single electron transistor based standard cell library.
Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, 2012

2011
Modelling of through silicon via and devices electromagnetic coupling.
Microelectron. J., 2011

2009
Discussion on the performances of hybrid SET-MOSFET Voltage Controlled Oscillators.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

Wideband 2.5 GHz VCO with active inductance in a 0.25 µm CMOS technology.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

Challenges and prospects of RF oscillators using silicon resonant tunneling diodes.
Proceedings of the 35th European Solid-State Circuits Conference, 2009

Predictive High Frequency effects of substrate coupling in 3D integrated circuits stacking.
Proceedings of the IEEE International Conference on 3D System Integration, 2009

2006
A Simple Way for Substrate Noise Modeling in Mixed-Signal ICs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2006

Impact of low-frequency substrate disturbances on a 4.5GHz VCO.
Microelectron. J., 2006

2002
FPGA and Mixed FPGA-DSP Implementations of Electrical Drive Algorithms.
Proceedings of the Field-Programmable Logic and Applications, 2002


  Loading...