Fotis Plessas
According to our database1,
Fotis Plessas
authored at least 18 papers
between 2003 and 2012.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2012
A 1 GHz, DDR2/3 SSTL driver with On-Die Termination, strength calibration, and slew rate control.
Comput. Electr. Eng., 2012
2011
Microelectron. J., 2011
Int. J. Circuit Theory Appl., 2011
Int. J. Circuit Theory Appl., 2011
Int. J. Circuit Theory Appl., 2011
IET Comput. Digit. Tech., 2011
Circuits Syst. Signal Process., 2011
2010
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
A dynamic DFI-compatible strobe qualification system for Double Data Rate (DDR) physical interfaces.
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2009
Microelectron. J., 2009
Int. J. Circuit Theory Appl., 2009
2008
IEEE Trans. Circuits Syst. II Express Briefs, 2008
2007
Theoretical and Experimental Evaluation of the Phase Noise Behavior of a Dual-Loop Frequency synthesizer for 5-GHZ WLANS.
J. Circuits Syst. Comput., 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2003
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003