Feng Han

Affiliations:
  • Nanjing University, Institute of VLSI Design, School of Electronic Science and Engineering, China


According to our database1, Feng Han authored at least 11 papers between 2014 and 2017.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2017
Optimized sorting network for successive cancellation list decoding of polar codes.
IEICE Electron. Express, 2017

An access pattern based adaptive mapping function for GPGPU scratchpad memory.
IEICE Electron. Express, 2017

Application space exploration of a multi-fabric reconfigurable system.
Proceedings of the 12th IEEE International Conference on ASIC, 2017

2016
Design and implementation of high performance matrix inversion based on reconfigurable processor.
IEICE Electron. Express, 2016

An ultra-long FFT architecture implemented in a reconfigurable application specified processor.
IEICE Electron. Express, 2016

Floating-point operation based reconfigurable architecture for radar processing.
IEICE Electron. Express, 2016

Accurate runtime thermal prediction scheme for 3D NoC systems with noisy thermal sensors.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2015
An improved FFT architecture optimized for reconfigurable application specified processor.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

Lateral asynchronous and vertical synchronous 3D Network on Chip with double pumped vertical links.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

A high performance parallel VLSI design of matrix inversion.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

2014
A survey of memory architecture for 3D chip multi-processors.
Microprocess. Microsystems, 2014


  Loading...