Fang-Shi Lai

This page is a disambiguation page, it actually contains mutiple papers from persons of the same or a similar name.

Bibliography

2007
On-Chip Voltage Down Converter to Improve SRAM Read/Write Margin and Static Power for Sub-Nano CMOS Technology.
IEEE J. Solid State Circuits, 2007

2005
Device trends and implications on circuit design in advanced CMOS technologies.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005

1997
Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems.
IEEE J. Solid State Circuits, 1997

1991
A 10 ns hybrid number system data execution unit for digital signal processing systems.
IEEE J. Solid State Circuits, April, 1991

A Hybrid Number System Processor with Geometric and Complex Arithmetic Capabilities.
IEEE Trans. Computers, 1991


  Loading...