Fabio Padovan
Orcid: 0000-0002-6397-1002
According to our database1,
Fabio Padovan
authored at least 19 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2012
2014
2016
2018
2020
2022
2024
0
1
2
3
4
1
1
2
1
1
2
1
1
1
2
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
IEEE J. Solid State Circuits, January, 2024
2023
A Compensation and Calibration Technique for Lumped Hybrid Couplers in Integrated Image-Reject Architectures.
IEEE Trans. Circuits Syst. I Regul. Pap., February, 2023
2022
A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise.
IEEE J. Solid State Circuits, 2022
A Broadband 22-31-GHz Bidirectional Image-Reject Up/Down Converter Module in 28-nm CMOS for 5G Communications.
IEEE J. Solid State Circuits, 2022
A 24 GHz Quadrature VCO Based on Coupled PLL with -134 dBc/Hz Phase Noise at 10 MHz Offset in 28 nm CMOS.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022
2021
Proceedings of the 47th ESSCIRC 2021, 2021
2020
A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on 1/f Noise Upconversion Caused by Short-Channel Effects.
IEEE J. Solid State Circuits, 2020
2019
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019
A 39-GHz Frequency Tripler With >40-dBc Harmonic Rejection for 5G Communication Systems in 28-nm Bulk CMOS.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019
2018
On the Optimal Operation Frequency to Minimize Phase Noise in Integrated Harmonic Oscillators.
IEEE Trans. Circuits Syst. II Express Briefs, 2018
A quad-core 15GHz BiCMOS VCO with -124dBc/Hz phase noise at 1MHz offset, -189dBc/Hz FOM, and robust to multimode concurrent oscillations.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
2017
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017
2016
A 64-Channel 965-µW Neural Recording SoC With UWB Wireless Transmission in 130-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2016
IEEE J. Solid State Circuits, 2016
A 15.5-39GHz BiCMOS VGA with phase shift compensation for 5G mobile communication transceivers.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016
2015
IEEE Trans. Circuits Syst. I Regul. Pap., 2015
Proceedings of the ESSCIRC Conference 2015, 2015
2014
Proceedings of the ESSCIRC 2014, 2014
2012
Proceedings of the 38th European Solid-State Circuit conference, 2012