Fabio Casini
According to our database1,
Fabio Casini
authored at least 8 papers
between 2001 and 2013.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2013
A Preliminary Study about SEU Effects on Programmable Interconnections of SRAM-based FPGAs.
J. Electron. Test., 2013
2007
Evaluation of Single Event Upset Mitigation Schemes for SRAM Based FPGAs Using the FLIPPER Fault Injection Platform.
Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007
2005
Proceedings of the 11th IEEE International On-Line Testing Symposium (IOLTS 2005), 2005
2003
Proceedings of the 9th IEEE International On-Line Testing Symposium (IOLTS 2003), 2003
A Tool for Injecting SEU-Like Faults into the Configuration Control Mechanism of Xilinx Virtex FPGAs.
Proceedings of the 18th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2003), 2003
2002
A Fault-Tolerant FPGA-based Multi-Stage Interconnection Network for Space Applications.
Proceedings of the 1st IEEE International Workshop on Electronic Design, 2002
2001
Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2001
A Fault-Tolerance Strategy for an FPGA-Based Multi-stage Interconnection Network in a Multi-sensor System for Space Application.
Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2001), 2001