F. Vestman
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
1997
An approach to Verilog-VHDL interoperability for synchronous designs.
Proceedings of the Advances in Hardware Design and Verification, 1997