Eugenio Villar
Orcid: 0000-0002-6541-6176
According to our database1,
Eugenio Villar
authored at least 89 papers
between 1992 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Proceedings of the DroneSE and RAPIDO: System Engineering for constrained embedded systems, 2023
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023
2021
Microprocess. Microsystems, November, 2021
Modeling and Performance Estimation of Robotic Systems using ROS: Application to drone-based Services.
Proceedings of the 24th Forum on specification & Design Languages, 2021
Multilevel host-compiled simulation framework for ROS-based UAV services using ArduCopter.
Proceedings of the XXXVI Conference on Design of Circuits and Integrated Systems, 2021
2020
Microprocess. Microsystems, 2020
Run-time Monitoring and Trace Analysis Methodology for Component-based Embedded Systems Design Flow.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
Proceedings of the XXXV Conference on Design of Circuits and Integrated Systems, 2020
2019
Accelerating Host-Compiled Simulation by Modifying IR Code: Industrial application in the spatial domain.
Proceedings of the XXXIV Conference on Design of Circuits and Integrated Systems, 2019
2017
Modeling Hardware/Software Embedded Systems with UML/MARTE: A Single-Source Design Approach.
Proceedings of the Handbook of Hardware/Software Codesign., 2017
Microprocess. Microsystems, 2017
CONTREX: Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties.
Microprocess. Microsystems, 2017
Proceedings of the Euromicro Conference on Digital System Design, 2017
2016
Rev. Iberoam. de Tecnol. del Aprendiz., 2016
CONTREX: Design of Embedded Mixed-Criticality CONTRol Systems under Consideration of EXtra-Functional Properties.
Proceedings of the 2016 Euromicro Conference on Digital System Design, 2016
2015
Microprocess. Microsystems, 2015
Automatic synthesis of communication and concurrency for exploring component-based system implementations considering UML channel semantics.
J. Syst. Archit., 2015
A model-based, single-source approach to design-space exploration and synthesis of mixed-criticality systems.
Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems, 2015
Enhancing analysability and time predictability in UML/MARTE component-based application models.
Proceedings of the 2015 Forum on Specification and Design Languages, 2015
2014
Automatic synthesis of embedded SW for evaluating physical implementation alternatives from UML/MARTE models supporting memory space separation.
Microelectron. J., 2014
Improving the design flow for parallel and heterogeneous architectures running real-time applications: The PHARAON FP7 project.
Microprocess. Microsystems, 2014
The COMPLEX methodology for UML/MARTE Modeling and design space exploration of embedded systems.
J. Syst. Archit., 2014
A framework for design space exploration and performance analysis of networked embedded systems.
Proceedings of the 2014 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, 2014
Automatic Synthesis over Multiple APIs from Uml/Marte Models for Easy Platform Mapping and Reuse.
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014
2013
The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration.
Microprocess. Microsystems, 2013
EU FP7-288307 Pharaon Project: Parallel and Heterogeneous Architecture for Real-Time Applications.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
2012
Towards automated implementation of adaptive systems from abstract SystemC specifications - From SystemC adaptive processes to embedded software and to synthesizable hardware descriptions.
Des. Autom. Embed. Syst., 2012
Proceedings of the 5th International Workshop on Model Based Architecting and Construction of Embedded Systems, 2012
Proceedings of the Models, Methods, and Tools for Complex Chip Design, 2012
Proceedings of the Proceeding of the 2012 Forum on Specification and Design Languages, 2012
Enhanced IP-XACT Platform Descriptions for Automatic Generation from UML/MARTE of Fast Performance Models for DSE.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the Distributed Computing and Artificial Intelligence, 2012
The COMPLEX Eclipse framework for UML/MARTE specification and design space exploration of embedded systems.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012
A MDD methodology for specification of embedded systems and automatic generation of fast configurable and executable performance models.
Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis, 2012
2011
A Multi-Processing Systems-on-Chip Native Simulation Framework for Power and Thermal-Aware Design.
J. Low Power Electron., 2011
Early, time-approximate modeling of multi-OS. linux platforms in a systemC co-simulation environment.
Comput. Syst. Sci. Eng., 2011
Systemc refinement of abstract adaptive processes for implementation into Dynamically Reconfigurable Hardware.
Proceedings of the 2011 Forum on Specification & Design Languages, 2011
A framework for the generation from UML/MARTE models of IPXACT HW platform descriptions for multi-level performance estimation.
Proceedings of the 2011 Forum on Specification & Design Languages, 2011
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011
Proceedings of the Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, 2011
M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration.
Proceedings of the Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, 2011
High-level modeling and exploration of a powerline communication network based on System-on-Chip.
Proceedings of the Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, 2011
2010
Innov. Syst. Softw. Eng., 2010
Proceedings of the IEEE Fifth International Symposium on Industrial Embedded Systems, 2010
Proceedings of the VLSI 2010 Annual Symposium - Selected papers, 2010
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010
Proceedings of the VLSI 2010 Annual Symposium - Selected papers, 2010
Early Modeling of Linux-Based RTOS Platforms in a SystemC Time-Approximate Co-simulation Environment.
Proceedings of the 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2010
Proceedings of the 15th IEEE International Conference on Engineering of Complex Computer Systems, 2010
Proceedings of the 15th IEEE International Conference on Engineering of Complex Computer Systems, 2010
Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, 2010
Formal Support for Untimed SystemC Specifications: Application to High-level Synthesis.
Proceedings of the 2010 Forum on specification & Design Languages, 2010
Formal Foundations for MARTE-SystemC Interoperability.
Proceedings of the 2010 Forum on specification & Design Languages, 2010
Modeling Separate Memory Spaces in Native Co-simulation with SystemC for Design Space Exploration.
Proceedings of the ARCS '10, 2010
2009
Automatic HW/SW Interface Modeling for Scratch-Pad and Memory Mapped HW Components in Native Source-Code Co-simulation.
Proceedings of the Analysis, 2009
Proceedings of the 14th IEEE International Conference on Engineering of Complex Computer Systems, 2009
Local application of simulation directed for Exhaustive Coverage of Schedulings of SystemC specifications.
Proceedings of the Forum on specification and Design Languages, 2009
2008
EURASIP J. Embed. Syst., 2008
Proceedings of the Forum on specification and Design Languages, 2008
Proceedings of the Design, Automation and Test in Europe, 2008
2007
A framework for heterogeneous specification and design of electronic embedded systems in SystemC.
ACM Trans. Design Autom. Electr. Syst., 2007
Proceedings of the Fifth Workshop on Intelligent Solutions in Embedded Systems, 2007
The ANDRES Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems.
Proceedings of the FPL 2007, 2007
Proceedings of the Forum on specification and Design Languages, 2007
Proceedings of the Forum on specification and Design Languages, 2007
2006
Proceedings of the Forum on specification and Design Languages, 2006
A framework for embedded system specification under different models of computation in SystemC.
Proceedings of the 43rd Design Automation Conference, 2006
Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, 2006
2005
Des. Autom. Embed. Syst., 2005
Proceedings of the Forum on specification and Design Languages, 2005
2004
Des. Autom. Embed. Syst., 2004
Proceedings of the Forum on specification and Design Languages, 2004
2003
Proceedings of the Forum on specification and Design Languages, 2003
Proceedings of the 2003 Design, 2003
Proceedings of the Embedded Software for SoC, 2003
2001
Proceedings of the Conference on Design, Automation and Test in Europe, 2001
2000
1999
Proceedings of the Reliable Software Technologies, 1999
1998
J. Syst. Archit., 1998
1996
J. Syst. Archit., 1996
ASPDAC 1995: HDL synthesizability and interoperability.
IEEE Des. Test Comput., 1996
1995
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995
1992