Estela Suarez

Orcid: 0000-0003-0748-7264

According to our database1, Estela Suarez authored at least 23 papers between 2012 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

2012
2014
2016
2018
2020
2022
2024
0
5
10
4
1
1
7
1
1
1
2
2
1
1
1

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
3D DFT by block tensor-matrix multiplication via a modified Cannon's algorithm: Implementation and scaling on distributed-memory clusters with fat tree networks.
J. Parallel Distributed Comput., 2024

Malleability techniques applications in high-performance computing.
Int. J. High Perform. Comput. Appl., 2024

Energy-aware operation of HPC systems in Germany.
CoRR, 2024

Experience and Analysis of Scalable High-Fidelity Computational Fluid Dynamics on Modular Supercomputing Architectures.
CoRR, 2024


Analyzing HPC Monitoring Data With a View Towards Efficient Resource Utilization.
Proceedings of the 36th IEEE International Symposium on Computer Architecture and High Performance Computing, 2024

Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation.
Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design, 2024

Data Prefetching on Processors with Heterogeneous Memory.
Proceedings of the International Symposium on Memory Systems, 2024

Innovative Computational Science by Integration of Simulation/Data/Learning on Heterogeneous Supercomputers.
Proceedings of the IEEE International Conference on Cluster Computing, 2024

Job Scheduling in High Performance Computing Systems with Disaggregated Memory Resources.
Proceedings of the IEEE International Conference on Cluster Computing, 2024

Case Studies on the Impact and Challenges of Heterogeneous NUMA Architectures for HPC.
Proceedings of the Architecture of Computing Systems - 37th International Conference, 2024

2023
Scalability of 3D-DFT by block tensor-matrix multiplication on the JUWELS Cluster.
CoRR, 2023

COMPESCE: A Co-design Approach for Memory Subsystem Performance Analysis in HPC Many-Cores.
Proceedings of the Architecture of Computing Systems - 36th International Conference, 2023

2022
AsHES 2022 Keynote Speaker: The Modular Supercomputing Architecture (MSA).
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2022

2021

2019
Using FPGAs to Accelerate HPC and Data Analytics on Intel-Based Systems.
Proceedings of the High Performance Computing, 2019

Modular Supercomputing for Neuroscience.
Proceedings of the Brain-Inspired Computing - 4th International Workshop, 2019

2018
Application Performance on a Cluster-Booster System.
Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium Workshops, 2018

The DEEP-ER Project: I/O and Resiliency Extensions for the Cluster-Booster Architecture.
Proceedings of the 20th IEEE International Conference on High Performance Computing and Communications; 16th IEEE International Conference on Smart City; 4th IEEE International Conference on Data Science and Systems, 2018

2017
IXPUG: Experiences on Intel Knights Landing at the One Year Mark.
Proceedings of the High Performance Computing, 2017

2016
The DEEP Project An alternative approach to heterogeneous cluster-computing in the many-core era.
Concurr. Comput. Pract. Exp., 2016

2013
The DEEP Project - Pursuing Cluster-Computing in the Many-Core Era.
Proceedings of the 42nd International Conference on Parallel Processing, 2013

2012
On the scalability of the clusters-booster concept: a critical assessment of the DEEP architecture.
Proceedings of the Future HPC Systems - the Challenges of Power-Constrained Performance, 2012


  Loading...