Eslam Yahya
According to our database1,
Eslam Yahya
authored at least 21 papers
between 2003 and 2018.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2018
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
2016
ERSUT: A Self-Healing Architecture for Mitigating PVT Variations Without Pipeline Flushing.
IEEE Trans. Circuits Syst. II Express Briefs, 2016
Accuracy-improved coupling capacitance model for through-silicon via (TSV) arrays using dimensional analysis.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Presenting a synchronous - Asynchronous standard cell library based on 7nm FinFET technology.
Proceedings of the 28th International Conference on Microelectronics, 2016
2015
Library based macro-modeling methodology for Through Silicon Via (TSV) arbitrary arrays.
Microelectron. J., 2015
Deadlock detection in conditional asynchronous circuits under mismatched branch selection.
Proceedings of the 2015 IEEE International Conference on Electronics, 2015
Proceedings of the 2015 IEEE International Conference on Electronics, 2015
Different scenarios for estimating coupling capacitances of through silicon via (TSV) arrays.
Proceedings of the 5th International Conference on Energy Aware Computing Systems & Applications, 2015
2013
Proceedings of the 20th IEEE International Conference on Electronics, 2013
Statistical Static Timing Analysis of Conditional Asynchronous Circuits Using Model-Based Simulation.
Proceedings of the 19th IEEE International Symposium on Asynchronous Circuits and Systems, 2013
2010
Proceedings of the 18th IEEE/IFIP VLSI-SoC 2010, 2010
Self-Timed Rings: A Promising Solution for Generating High-Speed High-Resolution Low-Phase Noise Clocks.
Proceedings of the VLSI-SoC: Forward-Looking Trends in IC and Systems Design, 2010
Optimizing and Comparing CMOS Implementations of the C-Element in 65nm Technology: Self-Timed Ring Case.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation, 2010
2009
Proceedings of the 16th IEEE International Conference on Electronics, 2009
Proceedings of the 15th IEEE Symposium on Asynchronous Circuits and Systems, 2009
2008
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
2007
Performance Modeling and Analysis of Asynchronous Linear-Pipeline with Time Variable Delays.
Proceedings of the 14th IEEE International Conference on Electronics, 2007
2006
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2006
2003
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003