Erwin Setiawan

Orcid: 0009-0002-1990-714X

According to our database1, Erwin Setiawan authored at least 12 papers between 2018 and 2024.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
A Scalable Design of a Full-Stack Real-Time OFDM Baseband Processor for Network-Enabled VLC Systems.
IEEE Access, 2024

FPGA Implementation of SFO for OFDM-based Network Enabled Li-Fi System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

2023
A QoS Throughput Performance Measurement Comparison between UGS and BE Services of a Real-time FPGA Based OFDM Multi-user System Design Implementation.
Proceedings of the Asia Pacific Signal and Information Processing Association Annual Summit and Conference, 2023

2021
Design and Implementation of a Pre-Equalizer for Visible Light Communication.
Proceedings of the International Symposium on Intelligent Signal Processing and Communication Systems, 2021

Performance Measurement of Real-time FPGA based OFDM System Implementation.
Proceedings of the International Conference on Electrical Engineering and Informatics, 2021

2020
Prototyping the Li-Fi System Based on IEEE 802.15.7 PHY.II.1 Standard Compliance.
J. Commun., 2020

2019
Design of Reconfigurable System-on-Chip Architecture for Optical Wireless Communication.
J. Commun., 2019

Modelling the OFDM-based PHY Layer in SoC for Visible Light Communication.
Int. J. Recent Contributions Eng. Sci. IT, 2019

Throughput Improvement of an Autocorrelation Block for Time Synchronization in OFDM-based LiFi.
Proceedings of the 2019 International SoC Design Conference, 2019

2018
The Relationship between Mobile Phone Usage in Classroom and Academic Achievement in College Life.
Int. J. Interact. Mob. Technol., 2018

PHY Layer Design of OFDM-VLC System based on SoC using Reuse Methodology.
Proceedings of the International SoC Design Conference, 2018

Implementation of Systolic Co-processor for Deep Neural Network Inference based on SoC.
Proceedings of the International SoC Design Conference, 2018


  Loading...