Erwan Raffin

Orcid: 0000-0003-0359-5372

According to our database1, Erwan Raffin authored at least 28 papers between 2009 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Multicore and Network Topology Codesign for Pareto-Optimal Multinode Architecture.
Proceedings of the 32nd European Signal Processing Conference, 2024

2023
Fast grid to grid interpolation for radio interferometric imaging.
Astron. Comput., October, 2023

FabSim3: An automation toolkit for verified simulations using high performance computing.
Comput. Phys. Commun., 2023

2022
Multi-core multi-node parallelization of the radio interferometric imaging pipeline DDFacet.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2022

Fast Sky to Sky Interpolation for Radio Interferometric Imaging.
Proceedings of the 2022 IEEE International Conference on Image Processing, 2022

2021
Resilience and fault tolerance in high-performance computing for numerical weather and climate prediction.
Int. J. High Perform. Comput. Appl., 2021

Verification, Validation and Uncertainty Quantification of Large-Scale Applications with QCG-PilotJob.
Proceedings of the Computational Science - ICCS 2021, 2021

GPU Optimizations for Atmospheric Chemical Kinetics.
Proceedings of the HPC Asia 2021: The International Conference on High Performance Computing in Asia-Pacific Region, 2021

2020
VECMAtk: A Scalable Verification, Validation and Uncertainty Quantification Toolkit for Scientific Simulations.
CoRR, 2020

ESiWACE2 Services: RSE collaborations in Weather and Climate.
CoRR, 2020

2019
Performance report and optimized implementations of Weather & Climate dwarfs on multi-node systems.
CoRR, 2019

Performance report and optimized implementation of Weather & Climate Dwarfs on GPU, MIC and Optalysys Optical Processor.
CoRR, 2019

Recommendations and specifications for data scope analysis tools.
CoRR, 2019

2017
Efficient DVFS for low power HEVC software decoder.
J. Real Time Image Process., 2017

2016
Low power HEVC software decoder for mobile devices.
J. Real Time Image Process., 2016

Scalable HEVC decoder for mobile devices: Trade-off between energy consumption and quality.
Proceedings of the 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP), 2016

2015
A DVFS based HEVC decoder for energy-efficient software implementation on embedded processors.
Proceedings of the 2015 IEEE International Conference on Multimedia and Expo, 2015

Energy efficiency of a parallel HEVC software decoder for embedded devices.
Proceedings of the 12th ACM International Conference on Computing Frontiers, 2015

A modified HEVC decoder for low power decoding.
Proceedings of the 12th ACM International Conference on Computing Frontiers, 2015

2014
Orcc's compa-backend demonstration.
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, 2014

2012
Scheduling, Binding and Routing System for a Run-Time Reconfigurable Operator Based Multimedia Architecture.
Int. J. Embed. Real Time Commun. Syst., 2012

Implementation of stereo matching using a high level compiler for parallel computing acceleration.
Proceedings of the Image and Vision Computing New Zealand, 2012

2011
Déploiement d'applications multimédia sur architecture reconfigurable à gros grain : modélisation avec la programmation par contraintes. (Deployment of multimedia applications on coarse grained reconfigurable architecture: modeling using constraint programming).
PhD thesis, 2011

Exploiting reconfigurable SWP operators for multimedia applications.
Proceedings of the IEEE International Conference on Acoustics, 2011

2010
Scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture.
Proceedings of the 2010 Conference on Design & Architectures for Signal & Image Processing, 2010

2009
Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel.
ACM Trans. Design Autom. Electr. Syst., 2009

How Constrains Programming Can Help You in the Generation of Optimized Application Specific Reconfigurable Processor Extensions.
Proceedings of the 2009 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2009

Architecture-Driven Synthesis of Reconfigurable Cells.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009


  Loading...