Engin Afacan

Orcid: 0000-0002-1581-3894

According to our database1, Engin Afacan authored at least 49 papers between 2014 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
MOEA/D vs. NSGA-II: A Comprehensive Comparison for Multi/Many Objective Analog/RF Circuit Optimization through a Generic Benchmark.
ACM Trans. Design Autom. Electr. Syst., January, 2024

ANN-based Analog/RF IC Synthesis Featuring Reinforcement Learning-based Fine-Tuning.
Proceedings of the 20th International Conference on Synthesis, 2024

An Open-Source ANN-based Analog/RF Intellectual Property for SkyWater130nm Technology.
Proceedings of the 20th International Conference on Synthesis, 2024

2023
Autonomous RF Cavity Filter Tuning.
IEEE Instrum. Meas. Mag., August, 2023

Radiation-aware analog circuit design via fully-automated simulation environment.
Integr., May, 2023

Analysis of SAR ADC Performance Under Radiation Exposure.
Proceedings of the 19th International Conference on Synthesis, 2023

Design of Low Power & Low Noise On-Chip BioAmplifier in Cooperation with Analog IC Synthesis at 130nm Skywater Technology.
Proceedings of the 19th International Conference on Synthesis, 2023

Img2Sim-V2: A CAD Tool for User-Independent Simulation of Circuits in Image Format.
Proceedings of the 19th International Conference on Synthesis, 2023

Live Demo: ShortCircuit: An Open-Source ChatGPT Driven Digital Integrated Circuit Front-End Design Automation Tool.
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023

ShortCircuit: An Open-Source ChatGPT Driven Digital Integrated Circuit Front-End Design Automation Tool.
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023

ANN-Powered Reinforcement Learning-Based Analog Circuit Optimization.
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023

Two-Archive Evolutionary Algorithm (TAEA)-Based Multi&Many Objective Analog IC Optimization.
Proceedings of the 30th IEEE International Conference on Electronics, Circuits and Systems, 2023

2022
Simulated annealing assisted NSGA-III-based multi-objective analog IC sizing tool.
Integr., 2022

An Efficient Hierarchical Approach for Synthesis of Multi-Stage Wide-Band Amplifiers.
Proceedings of the 18th International Conference on Synthesis, 2022

From Image to Simulation: An ANN-based Automatic Circuit Netlist Generator (Img2Sim).
Proceedings of the 18th International Conference on Synthesis, 2022

A Simulation Tool for Space Applications: RadiSPICE.
Proceedings of the 18th International Conference on Synthesis, 2022

Reliability Analysis of a Spiking Neural Network Hardware Accelerator.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

2021
Deep learning aided efficient yield analysis for multi-objective analog integrated circuit synthesis.
Integr., 2021

Review: Machine learning techniques in analog/RF integrated circuit design, synthesis, layout, and test.
Integr., 2021

Neuron Fault Tolerance in Spiking Neural Networks.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

2020
An efficient reliability simulation tool for lifetime-aware analog circuit synthesis.
Turkish J. Electr. Eng. Comput. Sci., 2020

Spiking Neuron Hardware-Level Fault Modeling.
Proceedings of the 26th IEEE International Symposium on On-Line Testing and Robust System Design, 2020

Improving POF Quality in Multi Objective Optimization of Analog ICs via Deep Learning.
Proceedings of the European Conference on Circuit Theory and Design, 2020

2019
On Chip Reconfigurable CMOS Analog Circuit Design and Automation Against Aging Phenomena: Sense and React.
ACM Trans. Design Autom. Electr. Syst., 2019

Inversion coefficient optimization based Analog/RF circuit design automation.
Microelectron. J., 2019

A comprehensive analysis on differential cross-coupled CMOS LC oscillators via multi-objective optimization.
Integr., 2019

Artificial Neural Network Assisted Analog IC Sizing Tool.
Proceedings of the 16th International Conference on Synthesis, 2019

Post-Silicon Validation of Yield-Aware Analog Circuit Synthesis.
Proceedings of the 16th International Conference on Synthesis, 2019

Using Polynomial Regression and Artificial Neural Networks for Reusable Analog IC Sizing.
Proceedings of the 16th International Conference on Synthesis, 2019

2018
An Analog/RF Circuit Synthesis and Design Assistant Tool for Analog IP: DATA-IP.
Proceedings of the 15th International Conference on Synthesis, 2018

Design Space Exploration of CMOS Cross-Coupled LC Oscillators via RF Circuit Synthesis.
Proceedings of the 15th International Conference on Synthesis, 2018

Variability Analysis Tool for CMOS Analog/RF Circuits: VariAnT.
Proceedings of the 15th International Conference on Synthesis, 2018

A Rare Event Based Yield Estimation Methodology for Analog Circuits.
Proceedings of the 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2018

2017
Aging signature properties and an efficient signature determination tool for online monitoring.
Integr., 2017

Review: Analog design methodologies for reliability in nanoscale CMOS circuits.
Proceedings of the 14th International Conference on Synthesis, 2017

Inversion coefficient optimization assisted analog circuit sizing tool.
Proceedings of the 14th International Conference on Synthesis, 2017

Aging aware safe operating area investigation of switching converter output stages through 2D plots.
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017

2016
An analog circuit synthesis tool based on efficient and reliable yield estimation.
Microelectron. J., 2016

A lifetime-aware analog circuit sizing tool.
Integr., 2016

Efficient signature selection tool for sense & react systems.
Proceedings of the 13th International Conference on Synthesis, 2016

Semi-empirical aging model development via accelerated aging test.
Proceedings of the 13th International Conference on Synthesis, 2016

A hierarchical design automation concept for analog circuits.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

A mixed domain sizing approach for RF circuit synthesis.
Proceedings of the 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2016

2015
A two-step layout-in-the-loop design automation tool.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

A novel yield aware multi-objective analog circuit optimization tool.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

2014
Reliability assessment of CMOS differential cross-coupled LC oscillators and a novel on chip self-healing approach against aging phenomena.
Microelectron. Reliab., 2014

Reliability enhancement using in-field monitoring and recovery for RF circuits.
Proceedings of the 32nd IEEE VLSI Test Symposium, 2014

Model based hierarchical optimization strategies for analog design automation.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014


  Loading...