Emad Hegazi

Orcid: 0000-0003-4549-043X

According to our database1, Emad Hegazi authored at least 38 papers between 2001 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
SALAH: Simulation-Assisted LAyout Hierarchy Construction.
Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021

2018
An all-digital low ripples capacitive DC-DC converter with load tracking controller.
Integr., 2018

Design Trade-offs in Buck Converters for Low-Energy Wireless Transceivers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Low-ripple PFM Buck Converter Employing Background Calibration.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
PASSIOT: A Pareto-optimal multi-objective optimization approach for synthesis of analog circuits using Sobol' indices-based engine.
Integr., 2017

A battery-connected all-digital capacitive DC-DC converter with load tracking controller.
Proceedings of the International SoC Design Conference, 2017

A PFM-regulated switched-capacitor DC-DC converter with enhanced-ripples technique.
Proceedings of the 29th International Conference on Microelectronics, 2017

A digitally calibrated impedance booster circuit for neural recording systems.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2017

2016
Open-Loop Fractional Division Using a Voltage-Comparator-Based Digital-to-Time Converter.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

Electronic frequency compensation of AlN-on-Si MEMS reference oscillators.
Microelectron. J., 2016

On the use of a programmable front-end for multi-band/multi-standard applications.
Microelectron. J., 2016

TCG-SP: An improved floorplan representation based on an efficient hybrid of Transitive Closure Graph and Sequence Pair.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2015
A 76.8 MHz temperature compensated MEMS reference oscillator for wireless handsets.
Microelectron. J., 2015

A second-order noise-shaping time-to-digital converter using switched-ring oscillator.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

A tunable multi-band/multi-standard receiver front-end supporting LTE.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

A mathematical model of an ideally threshold compensated rectifier for RF energy harvesting.
Proceedings of the 2015 IEEE International Conference on Electronics, 2015

A low voltage low power and high speed binary search analog to digital converter.
Proceedings of the 2015 IEEE International Conference on Electronics, 2015

A tunable receiver architecture utilizing time-varying matching network for a universal receiver.
Proceedings of the 5th International Conference on Energy Aware Computing Systems & Applications, 2015

2014
Charge-Pump Folded Noise Cancelation in Fractional-N Phase-Locked Loops.
IEEE Trans. Circuits Syst. II Express Briefs, 2014

A programmable receiver front-end architecture supporting LTE.
Proceedings of the 26th International Conference on Microelectronics, 2014

2012
An All-Analog Method to Enhance Amplitude Stability in Pierce Crystal Oscillators.
IEEE Trans. Circuits Syst. I Regul. Pap., 2012

2010
Digital enhancement of frequency synthesizers.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

A low-jitter video clock recovery circuit.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

2009
A technique for truly linear LC VCO tuning, a proof of concept.
Microelectron. J., 2009

Introduction to the special issue on the 2007 International Conference on Microelectronics.
Microelectron. J., 2009

2008
A Third-Order 9-Bit 10-MHz CMOS Delta Sigma Modulator With One Active Stage.
IEEE Trans. Circuits Syst. I Regul. Pap., 2008

2007
A Low-Power Wideband CMOS LNA for WiMAX.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

A 90-nm Wideband Merged CMOS LNA and Mixer Exploiting Noise Cancellation.
IEEE J. Solid State Circuits, 2007

An Algorithm for Automatic Tuning of PLLs.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

On the Design of Error Cancellation Network for MASH Sigma-Delta-Frequency discriminators.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

2006
A Multigigahertz Multimodulus Frequency Divider in 90-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2006

A DLL-biased, 14-bit DS analog-to-digital converter for GSM/GPRS/EDGE handsets.
IEEE J. Solid State Circuits, 2006

An all-digital Sigma-Delta-frequency discriminator of arbitrary order.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
Accurate modeling of noise in switched-C ΔΣ analog-to-digital converters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005

2003
Varactor characteristics, oscillator tuning curves, and AM-FM conversion.
IEEE J. Solid State Circuits, 2003

A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS.
IEEE J. Solid State Circuits, 2003

2001
A 900-MHz dual-conversion low-IF GSM receiver in 0.35-μm CMOS.
IEEE J. Solid State Circuits, 2001

A filtering technique to lower LC oscillator phase noise.
IEEE J. Solid State Circuits, 2001


  Loading...